FX619L1

更新时间： 2024-01-01 01:06:40

品牌	Logo	应用领域
CMLMICRO		解码器半导体编解码器电信集成电路电信电路
页数	文件大小	规格书
11页	135K
描述
CML Semiconductor Products PRODUCT INFORMATION

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

FX619L1 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	QFP, QFP24,.44SQ,30	针数：	24
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.83	压伸定律：	CVSD
滤波器：	YES	JESD-30 代码：	S-PQFP-G24
长度：	10.085 mm	功能数量：	1
端子数量：	24	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	QFP
封装等效代码：	QFP24,.44SQ,30	封装形状：	SQUARE
封装形式：	FLATPACK	电源：	5 V
认证状态：	Not Qualified	座面最大高度：	2.49 mm
子类别：	Other Telecom ICs	最大压摆率：	0.0045 mA
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	CVSD CODEC
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	QUAD
宽度：	10.085 mm	Base Number Matches：	1

FX619L1 数据手册

CML Semiconductor Products

PRODUCT INFORMATION

FX619 'Eurocom' Delta Codec

Publication D/619/6 September 1997

Features/Applications

On-Chip Input and Output Filters

Designed to Meet Eurocom D1-IA8f

Meets Stanag 4209 and

Stanag 4380

Military Communications

Delta MUX, Switch and Phone

Applications

Programmable Sampling Clocks

3 or 4-bit Compand Algorithm

Forced Idle Facility

Powersave Facility

Single 5V CMOS Process

Single Chip Full Duplex Codec

Full Duplex CVSD* Codec

DATA ENABLE

ENCODER FORCE IDLE

ENCODER INPUT

MOD

V_DD

V_SS

ENCODER OUTPUT

f₁

f ₂

XTAL/CLOCK

f ₀

XTAL

CLOCK RATE

ENCODER DATA CLOCK

DECODER DATA CLOCK

V_BIAS

GENERATORS

FX619

MODE 1

CLOCK MODE

LOGIC

MODE 2

SAMPLING RATE

CONTROL

ALGORITHM

3 or 4-BIT

POWERSAVE

f ₃

f ₁

DECODER INPUT

DEMOD

DECODER OUTPUT

DECODER FORCE IDLE

Fig.1 Internal Block Diagram

Brief Description

The FX619 is an LSI circuit designed as a

The encoder has an enable function for use in

*Continuously Variable Slope Delta Codec and multiplexer applications. Encoder and Decoder

is intended for use in military communications

systems.

Designed to meet Eurocom D1-IA8 with

forced idle facilities are provided forcing a

10101010..... pattern in encode and a V_DD/2

bias in decode. The companding circuits may

external components, the device is suitable for be operated with a 3 or 4-bit algorithm which is

applications in military Delta Multiplexers,

switches and phones.

externally selected. The device may be put in

the standby mode by selection of the

Encoder input and decoder output filters are

powersave facility. A reference 1.024MHz

incorporated on-chip. Sampling clock rates can oscillator uses an external clock or Xtal.

be programmed to 16, 32 or 64 k bits/second

from an internal clock generator or may be

externally applied in the range 8 to 64 k bits/

The FX619 is a low-power, 5 volt CMOS

device and is available in 22-pin cerdip DIL,

24-lead/pin plastic and 28-lead ceramic

second. Sampling clock frequencies are output leadless SMT packages.

for the synchronization of external circuits.

6.1

12 3 4 5 6 7...11

下载PDF

与FX619L1相关器件

型号	品牌	描述	获取价格	数据表
FX619L2	CMLMICRO	CML Semiconductor Products PRODUCT INFORMATION	获取价格
FX619M1	CMLMICRO	CML Semiconductor Products PRODUCT INFORMATION	获取价格
FX6-20P-0.8SV	HRS	0.8mm Pitch Stacking Height 5 to 9mm Connector	获取价格
FX6-20P-0.8SV(22)	HRS	Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount	获取价格
FX6-20P-0.8SV(71)	HRS	Board Stacking Connector, 20 Contact(s), 2 Row(s), Straight, 0.031 inch Pitch, Surface Mou	获取价格
FX6-20P-0.8SV(92)	HRS	Board Connector, 20 Contact(s), 2 Row(s), Female, Straight, 0.031 inch Pitch, Surface Moun	获取价格

与FX619L1相关文章

MAX487芯片引脚图及功能、应用领域详解
2024-04-17

14
IR2110驱动芯片引脚图及功能、电路图详解
2024-04-17

10
74LS74是什么芯片 74LS74引脚图及功能表
2024-04-16

14
CD4511芯片引脚图及功能、电路图解析
2024-04-15

22

产品中心

服务支持

精选活动

关于我们

帮助中心

FX619L1

FX619L1 技术参数

FX619L1 数据手册

与FX619L1相关器件

与FX619L1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

FX619L1

FX619L1 技术参数

FX619L1 数据手册

与FX619L1相关器件

与FX619L1相关文章

您还可以找

您在本页遇到什么问题？