5秒后页面跳转
A2040C-08SR PDF预览

A2040C-08SR

更新时间: 2024-02-03 13:34:50
品牌 Logo 应用领域
ALSC 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
9页 492K
描述
PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8

A2040C-08SR 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP,
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.37
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.92 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:8
实输出次数:1最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:1.8 mm
最大供电电压 (Vsup):3.7 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.95 mm
Base Number Matches:1

A2040C-08SR 数据手册

 浏览型号A2040C-08SR的Datasheet PDF文件第2页浏览型号A2040C-08SR的Datasheet PDF文件第3页浏览型号A2040C-08SR的Datasheet PDF文件第4页浏览型号A2040C-08SR的Datasheet PDF文件第5页浏览型号A2040C-08SR的Datasheet PDF文件第6页浏览型号A2040C-08SR的Datasheet PDF文件第7页 
December 2003  
rev 1.0  
P2040C  
LCD Panel EMI Reduction IC  
Product Description  
Features  
ƒ
ƒ
ƒ
FCC approved method of EMI attenuation.  
The P2040C is a selectable spread spectrum frequency  
modulator designed specifically for digital flat panel  
applications. The P2040C reduces electromagnetic  
interference (EMI) at the clock source which provides  
system wide reduction of EMI of all clock dependent  
signals. The P2040C allows significant system cost  
savings by reducing the number of circuit board layers  
and shielding that are traditionally required to pass EMI  
regulations.  
Provides up to 15 dB of EMI suppression  
Generates a low EMI spread spectrum clock of the  
input frequency  
50 MHz to 170 MHz input frequency range  
Optimized for 54MHz, 65MHz, 81MHz, 140MHz,  
and 162MHz pixel clock frequencies  
Internal loop filter minimizes external components  
and board space  
ƒ
ƒ
ƒ
ƒ
ƒ
8 selectable spread ranges, up to +/- 2.2%  
SSON# control pin for spread spectrum enable  
and disable options  
The P2040C uses the most efficient and optimized  
modulation profile approved by the FCC and is  
implemented in a proprietary all-digital method.  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
2 selectable modulation rates  
Low cycle-to-cycle jitter  
3.3V operating voltage  
16 mA output drives  
TTL or CMOS compatible outputs  
Ultra low power CMOS design  
Supports most mobile graphic accelerator and  
LCD timing controller specifications  
Available in 8 pin SOIC and TSSOP  
The P2040C modulates the output of a single PLL in  
order to “spread” the bandwidth of a synthesized clock  
and, more importantly, decreases the peak amplitudes of  
its harmonics. This results in significantly lower system  
EMI compared to the typical narrow band signal produced  
by oscillators and most frequency generators. Lowering  
EMI by increasing a signal’s bandwidth is called “spread  
spectrum clock generation”.  
ƒ
Applications  
The P2040C is targeted towards digital flat panel  
applications for Notebook PCs, Palm-size PCs,  
Office Automation Equipments, and LCD Monitors.  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与A2040C-08SR相关器件

型号 品牌 描述 获取价格 数据表
A2040C-08ST ALSC PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SOIC-8

获取价格

A2040C-08TR ALSC PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8

获取价格

A2040C-08TT ALSC PLL Based Clock Driver, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TSSOP-8

获取价格

A204-1 AMPHENOL Circular Connector, 3 Contact(s), Aluminum Alloy, Male, Receptacle,

获取价格

A204102 COOPER 30A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

获取价格

A20410200A1 EATON Single Row Terminal Blocks

获取价格