5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 数字信号处理器> ADSP-21266SKBCZ-2D
ADSP-21266SKBCZ-2D PDF预览

ADSP-21266SKBCZ-2D

更新时间： 2024-01-20 12:37:12
品牌 Logo 应用领域
亚德诺 - ADI 微控制器和处理器外围集成电路数字信号处理器时钟
页数 文件大小 规格书
44页 1299K
描述
SHARC Embedded Processor

阅读下载

获取价格

ADSP-21266SKBCZ-2D 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：BGA
包装说明：ROHS COMPLIANT, MO-205AE, BGA-136针数：136
Reach Compliance Code：compliantECCN代码：3A991.A.2
HTS代码：8542.31.00.01风险等级：5.73
其他特性：ALSO REQUIRES 3.3V SUPPLY地址总线宽度：16
桶式移位器：YES位大小：32
边界扫描：YES最大时钟频率：66.67 MHz
外部数据总线宽度：16格式：FLOATING POINT
内部总线架构：MULTIPLEJESD-30 代码：S-PBGA-B136
JESD-609代码：e1长度：12 mm
低功率模式：NO湿度敏感等级：3
端子数量：136最高工作温度：70 °C
最低工作温度：封装主体材料：PLASTIC/EPOXY
封装代码：LFBGA封装等效代码：BGA136,14X14,32
封装形状：SQUARE封装形式：GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：260电源：1.2,3.3 V
认证状态：Not QualifiedRAM（字数）：65536
座面最大高度：1.7 mm子类别：Digital Signal Processors
最大供电电压：1.26 V最小供电电压：1.14 V
标称供电电压：1.2 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：0.8 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：40宽度：12 mm
uPs/uCs/外围集成电路类型：DIGITAL SIGNAL PROCESSOR, OTHERBase Number Matches：1

ADSP-21266SKBCZ-2D 数据手册

 浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第2页浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第3页浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第4页浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第5页浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第6页浏览型号ADSP-21266SKBCZ-2D的Datasheet PDF文件第7页 
SHARC®  
Embedded Processor  
ADSP-21266  
SUMMARY  
High performance 32-bit/40-bit floating-point processor  
optimized for high performance audio processing  
Code compatibility—at assembly level, uses the same  
instruction set as other SHARC DSPs  
The ADSP-21266 processes high performance audio while  
enabling low system costs  
Single-instruction multiple-data (SIMD) computational archi-  
tecture—two 32-bit IEEE floating-point/32-bit fixed-point/  
40-bit extended precision floating-point computational  
units, each with a multiplier, ALU, shifter, and register file  
High bandwidth I/O—a parallel port, an SPI® port, six serial  
ports, a digital audio interface (DAI), and JTAG  
DAI incorporates two precision clock generators (PCGs), an  
input data port (IDP) that includes a parallel data acquisi-  
tion port (PDAP), and three programmable timers, all  
under software control by the signal routing unit (SRU)  
On-chip memory—2M bits of on-chip SRAM and a dedicated  
4M bits of on-chip mask-programmable ROM  
The ADSP-21266 is available with a 150 MHz or a 200 MHz  
core instruction rate. For complete ordering information,  
see Ordering Guide on Page 44.  
Audio decoders and post processor algorithms support:  
Nonvolatile memory can be configured to contain a combi-  
nation of PCM 96 kHz, Dolby® Digital, Dolby Digital  
Surround EXTM, DTS-ESTM Discrete 6.1, DTS-ES Matrix 6.1,  
DTS® 96/24 5.1, MPEG2 AAC LC, MPEG2 BC 2ch, WMA-  
PRO V7.1, Dolby Pro Logic II, Dolby Pro Logic 2x, and  
DTS Neo:6TM  
Various multichannel surround-sound decoders are con-  
tained in ROM. For configurations of decoder algorithms,  
see Table 2 on Page 6.  
DUAL PORTED MEMORY  
BLOCK 0  
DUAL PORTED MEMORY  
BLO CK 1  
CORE PROCESSOR  
INSTRUCTION  
SRAM  
1M BIT  
SRAM  
1M BIT  
CACHE  
TIMER  
ROM  
ROM  
32 
؋
 48-BIT  
2M BIT  
2M BIT  
DAG1  
8 
؋
 4 
؋
 32  
DAG2  
8 
؋
 4 
؋
 32  
PROGRAM  
SEQ UENCER  
ADDR  
DATA  
ADDR  
DATA  
32  
32  
PM ADDRESS BUS  
DM ADDRESS BUS  
64  
64  
PM DATA BUS  
DM DATA BUS  
IOD  
(32)  
IOA  
(18)  
DMA CONTROLLER  
PX REGISTER  
4
22 CHANNELS  
GPIO FLAGS/  
IRQ/TIMEXP  
PROCESSING  
ELEMENT  
(PEX)  
PROCESSING  
ELEMENT  
(PEY)  
4
SPI PORT (1)  
16  
ADDRES S/  
DATA BUS / GPIO  
3
6
CONTROL/GPIO  
SERIAL PORTS (6)  
JTAG TEST & EMULATION  
PARALLEL  
PORT  
IOP  
REGISTERS  
(MEMORY MAPPED)  
20  
SIGNAL  
RO UTI NG  
UNIT  
INPUT  
DATA PORTS (8)  
PARALLEL DATA  
ACQUISITION PORT  
CONTROL,  
STATUS,  
DATA BUFFERS  
PRECISION CLOCK  
GENERATORS (2)  
S
3
TIMERS (3)  
DIGITAL AUDIO INTERFACE  
I/O PROCESSOR  
Figure 1. Functional Block Diagram  
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.  
Rev. B  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
FAX: 781.461.3113  
www.analog.com  
© 2004 Analog Devices, Inc. All rights reserved.  
1234567...44

下载PDF

与ADSP-21266SKBCZ-2D相关器件

型号 品牌 描述 获取价格 数据表
ADSP-21266SKSTZ-150X ADI IC,DSP,32-BIT,CMOS,QFP,144PIN,PLASTIC

获取价格
ADSP-21266SKSTZ-1B ADI SHARC Embedded Processor

获取价格
ADSP-21266SKSTZ-1C ADI SHARC Embedded Processor

获取价格
ADSP-21266SKSTZ-1D ADI Embedded Processor

获取价格
ADSP-21266SKSTZ-200X ADI IC,DSP,32-BIT,CMOS,QFP,144PIN,PLASTIC

获取价格
ADSP-21266SKSTZ-2B ADI SHARC Embedded Processor

获取价格

与ADSP-21266SKBCZ-2D相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证