5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 数字信号处理器> ADSP-21061LKB-160
ADSP-21061LKB-160 PDF预览

ADSP-21061LKB-160

更新时间： 2024-01-23 17:08:10
品牌 Logo 应用领域
亚德诺 - ADI 外围集成电路时钟
页数 文件大小 规格书
47页 366K
描述
ADSP-2106x SHARC DSP Microcomputer Family

阅读下载

获取价格

ADSP-21061LKB-160 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：PLASTIC, BGA-225针数：225
Reach Compliance Code：not_compliantECCN代码：3A991.A.2
HTS代码：8542.31.00.01风险等级：5.47
Is Samacsys：N地址总线宽度：32
桶式移位器：YES位大小：32
边界扫描：YES最大时钟频率：40 MHz
外部数据总线宽度：48格式：FLOATING POINT
内部总线架构：MULTIPLEJESD-30 代码：S-PBGA-B225
JESD-609代码：e0长度：23 mm
低功率模式：NO湿度敏感等级：3
端子数量：225最高工作温度：85 °C
最低工作温度：封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：PGA225,15X15
封装形状：SQUARE封装形式：GRID ARRAY
峰值回流温度（摄氏度）：225电源：3.3 V
认证状态：Not QualifiedRAM（字数）：32768
座面最大高度：2.57 mm子类别：Digital Signal Processors
最大压摆率：480 mA最大供电电压：3.45 V
最小供电电压：3.15 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL EXTENDED端子面层：Tin/Lead/Silver (Sn62Pb36Ag2)
端子形式：BALL端子节距：1.27 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：30
宽度：23 mmuPs/uCs/外围集成电路类型：DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches：1

ADSP-21061LKB-160 数据手册

 浏览型号ADSP-21061LKB-160的Datasheet PDF文件第2页浏览型号ADSP-21061LKB-160的Datasheet PDF文件第3页浏览型号ADSP-21061LKB-160的Datasheet PDF文件第4页浏览型号ADSP-21061LKB-160的Datasheet PDF文件第5页浏览型号ADSP-21061LKB-160的Datasheet PDF文件第6页浏览型号ADSP-21061LKB-160的Datasheet PDF文件第7页 
®
ADSP-2106x SHARC  
a
DSP Microcomputer Family  
ADSP-21061/ADSP-21061L  
Pin-Compatible with ADSP-21060 (4 Mbit) and  
ADSP-21062 (2 Mbit)  
SUMMARY  
High Performance Signal Computer for Speech, Sound,  
Graphics and Imaging Applications  
Super Harvard Architecture Computer (SHARC)—  
Four Independent Buses for Dual Data, Instructions,  
and I/O  
32-Bit IEEE Floating-Point Computation Units—  
Multiplier, ALU and Shifter  
1 Megabit On-Chip SRAM Memory and Integrated I/O  
Peripherals—A Complete System-On-A-Chip  
Integrated Multiprocessing Features  
Flexible Data Formats and 40-Bit Extended Precision  
32-Bit Single-Precision and 40-Bit Extended-Precision  
IEEE Floating-Point Data Formats  
32-Bit Fixed-Point Data Format, Integer and Fractional,  
with 80-Bit Accumulators  
Parallel Computations  
Single-Cycle Multiply and ALU Operations in Parallel with  
Dual Memory Read/Writes and Instruction Fetch  
Multiply with Add and Subtract for Accelerated FFT  
Butterfly Computation  
KEY FEATURES  
50 MIPS, 20 ns Instruction Rate, Single-Cycle Instruction  
Execution  
120 MFLOPS Peak, 80 MFLOPS Sustained Performance  
Dual Data Address Generators with Modulo and Bit-  
Reverse Addressing  
Efficient Program Sequencing with Zero-Overhead  
Looping: Single-Cycle Loop Setup  
IEEE JTAG Standard 1149.1 Test Access Port and  
On-Chip Emulation  
1024-Point Complex FFT Benchmark: 0.37 ms (18,221 Cycles)  
1 Megabit Configurable On-Chip SRAM  
Dual-Ported for Independent Access by Core Processor  
and DMA  
Configurable as 32K Words Data Memory (32-Bit), 16K  
Words Program Memory (48-Bit) or Combinations of  
Both Up to 1 Mbit  
Off-Chip Memory Interfacing  
4-Gigawords Addressable (32-Bit Address)  
Programmable Wait State Generation, Page-Mode DRAM  
Support  
240-Lead MQFP Package  
225-Ball Plastic Ball Grid Array (PBGA)  
DUAL-PORTED SRAM  
CORE PROCESSOR  
INSTRUCTION  
TIMER  
JTAG  
TWO INDEPENDENT  
7
CACHE  
DUAL-PORTED BLOCKS  
32 x 48-BIT  
TEST &  
EMULATION  
PROCESSOR PORT  
ADDR DATA  
I/O PORT  
DATA ADDR  
ADDR  
DATA  
DATA  
ADDR  
DAG1  
DAG2  
PROGRAM  
SEQUENCER  
8 x 4 x 32  
8 x 4 x 24  
EXTERNAL  
PORT  
IOD  
48  
IOA  
17  
24  
32  
PM ADDRESS BUS  
32  
48  
ADDR BUS  
MUX  
DM ADDRESS BUS  
MULTIPROCESSOR  
INTERFACE  
PM DATA BUS  
DM DATA BUS  
48  
BUS  
CONNECT  
(PX)  
DATA BUS  
MUX  
40/32  
HOST PORT  
DATA  
REGISTER  
FILE  
4
DMA  
IOP  
REGISTERS  
(MEMORY MAPPED)  
CONTROLLER  
6
6
16 x 40-BIT  
BARREL  
SHIFTER  
MULTIPLIER  
ALU  
SERIAL PORTS  
(2)  
CONTROL,  
STATUS &  
DATA BUFFERS  
I/O PROCESSOR  
Figure 1. ADSP-21061/ADSP-21061L Block Diagram  
SHARC is a registered trademark of Analog Devices, Inc.  
REV. B  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
World Wide Web Site: http://www.analog.com  
© Analog Devices, Inc., 2000  
1234567...47

下载PDF

与ADSP-21061LKB-160相关器件

型号 品牌 描述 获取价格 数据表
ADSP-21061LKB-176 ADI ADSP-2106x SHARC DSP Microcomputer Family

获取价格
ADSP-21061LKBZ-160 ADI Commercial Grade SHARC DSP Microcomputer

获取价格
ADSP-21061LKS-160 ADI ADSP-2106x SHARC DSP Microcomputer Family

获取价格
ADSP-21061LKS-176 ADI ADSP-2106x SHARC DSP Microcomputer Family

获取价格
ADSP-21061LKSZ-160 ADI Commercial Grade SHARC DSP Microcomputer

获取价格
ADSP-21061LKSZ-176 ADI Commercial Grade SHARC DSP Microcomputer

获取价格

与ADSP-21061LKB-160相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证