5秒后页面跳转
AD9864 PDF预览

AD9864

更新时间: 2024-01-08 07:59:23
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
44页 1734K
描述
IF Digitizing Subsystem

AD9864 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC48,.27SQ,20针数:48
Reach Compliance Code:compliantECCN代码:5A991.B.7
HTS代码:8542.39.00.01风险等级:0.66
Samacsys Confidence:3Samacsys Status:Released
2D Presentation:https://componentsearchengine.com/2D/0T/610434.1.1.pngSchematic Symbol:https://componentsearchengine.com/symbol.php?partID=610434
PCB Footprint:https://componentsearchengine.com/footprint.php?partID=6104343D View:https://componentsearchengine.com/viewer/3D.php?partID=610434
Samacsys PartID:610434Samacsys Image:https://componentsearchengine.com/Images/9/AD9864BCPZRL.jpg
Samacsys Thumbnail Image:https://componentsearchengine.com/Thumbnails/1/AD9864BCPZRL.jpgSamacsys Pin Count:49
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Quad Flat No-Lead
Samacsys Footprint Name:CP-48-1 (LFCSP)Samacsys Released Date:2019-10-08 09:29:13
Is Samacsys:N数据速率:20 Mbps
JESD-30 代码:S-XQCC-N48JESD-609代码:e3
长度:7 mm湿度敏感等级:3
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE座面最大高度:1 mm
标称供电电压:3 V表面贴装:YES
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
宽度:7 mmBase Number Matches:1

AD9864 数据手册

 浏览型号AD9864的Datasheet PDF文件第2页浏览型号AD9864的Datasheet PDF文件第3页浏览型号AD9864的Datasheet PDF文件第4页浏览型号AD9864的Datasheet PDF文件第5页浏览型号AD9864的Datasheet PDF文件第6页浏览型号AD9864的Datasheet PDF文件第7页 
IF Digitizing Subsystem  
AD9864*  
PRODUCT OVERVIEW  
FEATURES  
The AD9864 is a general-purpose IF subsystem that digitizes a  
low level 10 MHz to 300 MHz IF input with a signal bandwidth  
ranging from 6.8 kHz to 270 kHz. The signal chain of the  
AD9864 consists of a low noise amplifier (LNA), a mixer, a  
band-pass Σ-∆ analog-to-digital converter (ADC), and a deci-  
mation filter with programmable decimation factor. An auto-  
matic gain control (AGC) circuit gives the AD9864 12 dB of  
continuous gain adjustment. Auxiliary blocks include both  
clock and LO synthesizers.  
10 MHz to 300 MHz input frequency  
6.8 kHz to 270 kHz output signal bandwidth  
7.5 dB SSB NF  
–7.0 dBm IIP3  
AGC free range up to –34 dBm  
12 dB continuous AGC range  
16 dB front end attenuator  
Baseband I/Q 16-bit (or 24-bit) serial digital output  
LO and sampling clock synthesizers  
Programmable decimation factor, output format,  
AGC, and sythesizer settings  
370 input impedance  
The high dynamic range of the AD9864 and inherent antialias-  
ing provided by the band-pass Σ-∆ converter allow the device to  
cope with blocking signals up to 95 dB stronger than the desired  
signal. This attribute often reduces the cost of a radio by reduc-  
ing IF filtering requirements. Also, it enables multimode radios  
of varying channel bandwidths, allowing the IF filter to be  
specified for the largest channel bandwidth.  
2.7 V to 3.6 V supply voltage  
Low current consumption: 17 mA  
48-lead LFCSP package  
APPLICATIONS  
The SPI® port programs numerous parameters of the AD9864,  
allowing the device to be optimized for any given application.  
Programmable parameters include synthesizer divide ratios,  
AGC attenuation and attack/decay time, received signal  
strength level, decimation factor, output data format, 16 dB  
attenuator, and the selected bias currents.  
Multimode narrow-band radio products  
Analog/digital UHF/VHF FDMA receivers  
TETRA, APCO25, GSM/EDGE  
Portable and mobile radio products  
SATCOM terminals  
The AD9864 is available in a 48-lead LFCSP package and  
operates from a single 2.7 V to 3.6 V supply. The total power  
consumption is typically 56 mW and a power-down mode is  
provided via serial interfacing.  
*Protected by U.S. Patent No. 5,969,657; other patents pending.  
FUNCTIONAL BLOCK DIAGRAM  
MXOP MXON IF2P IF2N  
GCP GCN  
DAC  
AGC  
AD9864  
–16dB  
LNA  
DECIMATION  
FILTER  
-ADC  
FORMATTING/SSI  
DOUTA  
DOUTB  
IFIN  
FS  
CLKOUT  
FREF  
CONTROL LOGIC  
LO  
VOLTAGE  
CLK SYN  
SYN  
REFERENCE  
SPI  
IOUTL  
LOP LON  
IOUTC CLKP  
LOOP FILTER  
CLKN VREFP VCM VREFN PC PD PE  
SYNCB  
LO VCO AND  
LOOP FILTER  
Figure 1. AD9864 Block Diagram  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective companies.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.326.8703  
www.analog.com  
© 2003 Analog Devices, Inc. All rights reserved.  

与AD9864相关器件

型号 品牌 描述 获取价格 数据表
AD9864_17 ADI IF Digitizing Subsystem

获取价格

AD9864BCPZ ADI IF Digitizing Subsystem

获取价格

AD9864BCPZRL ADI IF Digitizing Subsystem

获取价格

AD9864-EB ADI IF Digitizing Subsystem

获取价格

AD9864-EBZ ADI IF Digitizing Subsystem

获取价格

AD9865 ADI Broadband Modem Mixed-Signal Front End

获取价格