Datasheet > 信号电路 > 锁相环或频率合成电路> AD802-155KR

AD802-155KR

更新时间： 2024-01-30 07:09:04

品牌	Logo	应用领域
亚德诺 - ADI		信号电路锁相环或频率合成电路光电二极管时钟
页数	文件大小	规格书
12页	255K
描述
Clock Recovery and Data Retiming Phase-Locked Loop

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD802-155KR 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP,	针数：	20
Reach Compliance Code：	unknown	风险等级：	5.43
Is Samacsys：	N	其他特性：	ALSO OPERATES ON -5.2 VOLT SUPPLY
模拟集成电路 - 其他类型：	PHASE LOCKED LOOP	JESD-30 代码：	R-PDSO-G20
JESD-609代码：	e0	长度：	12.8 mm
湿度敏感等级：	NOT SPECIFIED	功能数量：	1
端子数量：	20	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE	峰值回流温度（摄氏度）：	220
认证状态：	COMMERCIAL	座面最大高度：	2.64 mm
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
温度等级：	COMMERCIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	30
宽度：	7.5 mm	Base Number Matches：	1

AD802-155KR 数据手册

Clock Recovery and Data Retiming

Phase-Locked Loop

AD800/AD802*

FUNCTIO NAL BLO CK D IAGRAM

FEATURES

Standard Products

44.736 Mbps—DS-3

51.84 Mbps—STS-1

155.52 Mbps—STS-3 or STM-1

Accepts NRZ Data, No Pream ble Required

Recovered Clock and Retim ed Data Outputs

Phase-Locked Loop Type Clock Recovery—No Crystal

Required

Random J itter: 20؇ Peak-to-Peak

Pattern J itter: Virtually Elim inated

10KH ECL Com patible

COMPENSATING

ZERO

LOOP

DATA

INPUT

DET

∑

FILTER

VCO

RECOVERED

CLOCK

OUTPUT

DET

RETIMED

DATA

OUTPUT

RETIMING

DEVICE

Single Supply Operation: –5.2 V or +5 V

Wide Operating Tem perature Range: –40؇C to +85؇C

AD800/AD802

FRAC

OUTPUT

P RO D UCT D ESCRIP TIO N

During the process of acquisition the frequency detector

provides a Frequency Acquisition (FRAC) signal which

indicates that the device has not yet locked onto the input data.

T his signal is a series of pulses which occur at the points of cycle

slip between the input data and the synthesized clock signal.

Once the circuit has acquired frequency lock no pulses occur at

the FRAC output.

T he AD800 and AD802 employ a second order phase-locked

loop architecture to perform clock recovery and data retiming

on Non-Return to Zero, NRZ, data. T his architecture is

capable of supporting data rates between 20 Mbps and 160

Mbps. T he products described here have been defined to work

with standard telecommunications bit rates. 45 Mbps DS-3 and

52 Mbps ST S-1 are supported by the AD800-45 and

AD800-52 respectively. 155 Mbps ST S-3 or ST M-1 are

supported by the AD802-155.

T he inclusion of a precisely trimmed VCO in the device

eliminates the need for external components for setting center

frequency, and the need for trimming of those components. T he

VCO provides a clock output within ±20% of the device center

frequency in the absence of input data.

Unlike other PLL-based clock recovery circuits, these devices

do not require a preamble or an external VCXO to lock onto

input data. T he circuit acquires frequency and phase lock using

two control loops. T he frequency acquisition control loop

initially acquires the clock frequency of the input data. T he

phase-lock loop then acquires the phase of the input data, and

ensures that the phase of the output signals track changes in the

phase of the input data. T he loop damping of the circuit is

dependent on the value of a user selected capacitor; this defines

jitter peaking performance and impacts acquisition time. T he

devices exhibit 0.08 dB jitter peaking, and acquire lock on

random or scrambled data within 4 × 10⁵bit periods when

using a damping factor of 5.

T he AD800 and AD802 exhibit virtually no pattern jitter, due

to the performance of the patented phase detector. T otal loop

jitter is 20° peak-to-peak. Jitter bandwidth is dictated by mask

programmable fractional loop bandwidth. T he AD800, used for

data rates < 90 Mbps, has been designed with a nominal loop

bandwidth of 0.1% of the center frequency. T he AD802, used

for data rates in excess of 90 Mbps, has a loop bandwidth of

0.08% of center frequency.

All of the devices operate with a single +5 V or –5.2 V supply.

*P r otected by U.S. P atent No. 5,027,085.

REV. B

Inform ation furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assum ed by Analog Devices for its

use, nor for any infringem ents of patents or other rights of third parties

which m ay result from its use. No license is granted by im plication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norw ood, MA 02062-9106, U.S.A.

Tel: 617/ 329-4700

Fax: 617/ 326-8703

12 3 4 5 6 7...12

下载PDF

与AD802-155KR相关器件

型号	品牌	描述	获取价格	数据表
AD802-155KR-REEL	ADI	暂无描述	获取价格
AD8021AR	ADI	Low Noise, High Speed Amplifier for 16-Bit Systems	获取价格
AD8021ARM	ADI	Low Noise, High Speed Amplifier for 16-Bit Systems	获取价格
AD8021ARM-REEL	ADI	Low Noise, High Speed Amplifier for 16-Bit Systems	获取价格
AD8021ARM-REEL7	ADI	Low Noise, High Speed Amplifier for 16-Bit Systems	获取价格
AD8021ARMZ	ADI	Low Noise, High Speed Amplifier for 16-Bit Systems	获取价格

与AD802-155KR相关文章

MAX487芯片引脚图及功能、应用领域详解
2024-04-17

10
IR2110驱动芯片引脚图及功能、电路图详解
2024-04-17

9
74LS74是什么芯片 74LS74引脚图及功能表
2024-04-16

12
CD4511芯片引脚图及功能、电路图解析
2024-04-15

20

产品中心

服务支持

精选活动

关于我们

帮助中心

AD802-155KR

AD802-155KR 技术参数

AD802-155KR 数据手册

与AD802-155KR相关器件

与AD802-155KR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD802-155KR

AD802-155KR 技术参数

AD802-155KR 数据手册

与AD802-155KR相关器件

与AD802-155KR相关文章

您还可以找

您在本页遇到什么问题？