5秒后页面跳转
AD73460BB-80 PDF预览

AD73460BB-80

更新时间: 2024-01-02 11:57:51
品牌 Logo 应用领域
亚德诺 - ADI 微控制器和处理器外围集成电路数字信号处理器时钟
页数 文件大小 规格书
32页 286K
描述
Six-Input Channel Analog Front End

AD73460BB-80 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:BGA
包装说明:BGA,针数:119
Reach Compliance Code:unknown风险等级:5.79
地址总线宽度:14桶式移位器:YES
边界扫描:NO最大时钟频率:26 MHz
外部数据总线宽度:24格式:FIXED POINT
内部总线架构:MULTIPLEJESD-30 代码:R-PBGA-B119
JESD-609代码:e0长度:22 mm
低功率模式:YES湿度敏感等级:5
端子数量:119最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:RECTANGULAR
封装形式:GRID ARRAY峰值回流温度(摄氏度):225
认证状态:COMMERCIAL座面最大高度:2.27 mm
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:14 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

AD73460BB-80 数据手册

 浏览型号AD73460BB-80的Datasheet PDF文件第2页浏览型号AD73460BB-80的Datasheet PDF文件第3页浏览型号AD73460BB-80的Datasheet PDF文件第4页浏览型号AD73460BB-80的Datasheet PDF文件第5页浏览型号AD73460BB-80的Datasheet PDF文件第6页浏览型号AD73460BB-80的Datasheet PDF文件第7页 
Six-Input Channel  
Analog Front End  
a
AD73460  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
AFE PERFORMANCE  
Six 16-Bit A/D Converters  
Programmable Input Sample Rate  
Simultaneous Sampling  
72 dB SNR  
64 kS/s Maximum Sample Rate  
–80 dB Crosstalk  
Low Group Delay (25 s Typ per ADC Channel)  
Programmable Input Gain  
Single Supply Operation  
On-Chip Reference  
POWER-DOWN  
CONTROL  
AD73460  
DATA  
MEMORY  
PROGRAMMABLE  
ADDRESS  
16K PM  
(OPTIONAL (OPTIONAL  
8K) 8K)  
16K DM  
PROGRAM  
SEQUENCER  
I/O  
GENERATORS  
AND  
FLAGS  
FULL MEMORY  
MODE  
DAG 1 DAG 2  
EXTERNAL  
ADDRESS  
BUS  
PROGRAM MEMORY ADDRESS  
DATA MEMORY ADDRESS  
EXTERNAL  
DATA  
BUS  
PROGRAM MEMORY DATA  
DATA MEMORY DATA  
BYTE DMA  
CONTROLLER  
ARITHMETIC UNITS  
ALU MAC SHIFTER  
SERIAL PORTS  
DSP PERFORMANCE  
19 ns Instruction Cycle Time @ 3.3 V, 52 MIPS  
Sustained Performance  
TIMER  
SPORT 0 SPORT 1  
ADSP-2100 BASE  
ARCHITECTURE  
Single-Cycle Instruction Execution  
Single-Cycle Context Switch  
SERIAL PORT  
SPORT 2  
REF  
3-Bus Architecture Allows Dual Operand Fetches in  
Every Instruction Cycle  
Multifunction Instructions  
ADC1  
ADC2  
ADC3  
ADC4  
ADC5  
ADC6  
Power-Down Mode Featuring Low CMOS Standby  
Power Dissipation with 400 Cycle Recovery from  
Power-Down Condition  
ANALOG FRONT END  
SECTION  
Low Power Dissipation in Idle Mode  
GENERAL DESCRIPTION  
The AD73460s DSP engine combines the ADSP-2100 family  
base architecture (three computational units, data address gen-  
erators, and a program sequencer) with two serial ports, a 16-bit  
internal DMA port, a byte DMA port, a programmable timer,  
Flag I/O, extensive interrupt capabilities, and on-chip program  
and data memory.  
The AD73460 is a six-input channel analog front-end processor  
for general-purpose applications including industrial power meter-  
ing or multichannel analog inputs. It features six 16-bit A/D  
conversion channels, each of which provides 72 dB signal-to-noise  
ratio over a dc-to-2 kHz signal bandwidth. Each channel also  
features a programmable input gain amplifier (PGA) with gain  
settings in eight stages from 0 dB to 38 dB.  
The AD73460-80 integrates 80K bytes of on-chip memory  
configured as 16K words (24-bit) of program RAM and 16K  
(16-bit) of data RAM. The AD73460-40 integrates 40K bytes  
of on-chip memory configured as 8K words (24-bit) of program  
RAM and 8K (16-bit) of data RAM. Power-down circuitry is  
also provided to meet the low power needs of battery-operated  
portable equipment. The AD73460 is available in a 119-ball  
PBGA package.  
The AD73460 is particularly suitable for industrial power metering  
as each channel samples synchronously, ensuring that there is  
no (phase) delay between the conversions. The AD73460 also  
features low group delay conversions on all channels.  
An on-chip reference voltage of 1.25 V is included. The sampling  
rate of the device is programmable with separate settings  
offering 64 kHz, 32 kHz, 16 kHz, and 8 kHz sampling rates (from  
a master clock of 16.384 MHz), while the serial port (SPORT2)  
allows easy expansion of the number of input channels by cas-  
cading an extra AFE external to the AD73460.  
REV. 0  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, norforanyinfringementsofpatentsorotherrightsofthirdpartiesthat  
may result from its use. No license is granted by implication or otherwise  
under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
www.analog.com  
© Analog Devices, Inc., 2001  

与AD73460BB-80相关器件

型号 品牌 描述 获取价格 数据表
AD7346B ADI 2 Pair/1 Pair ETSI Compatible HDSL Analog Front End

获取价格

AD734AN ADI 10 MHz, 4-Quadrant Multiplier/Divider

获取价格

AD734ANZ ADI 10 MHz, Four-Quadrant Multiplier/Divider

获取价格

AD734AQ ADI 10 MHz, 4-Quadrant Multiplier/Divider

获取价格

AD734BN ADI 10 MHz, 4-Quadrant Multiplier/Divider

获取价格

AD734BNZ ADI 10 MHz, Four-Quadrant Multiplier/Divider

获取价格