5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> AD5323ARUZ
AD5323ARUZ PDF预览

AD5323ARUZ

更新时间： 2024-02-10 10:32:30
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
18页 227K
描述
2.5 V to 5.5 V, 230 µA, Dual Rail-to-Rail Voltage Output 12-Bit DAC

阅读下载

获取价格

AD5323ARUZ 技术参数

是否无铅：含铅是否Rohs认证：符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, TSSOP16,.25针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.28
Is Samacsys：N最大模拟输出电压：5.499 V
最小模拟输出电压：0.001 V转换器类型：D/A CONVERTER
输入位码：BINARY输入格式：SERIAL
JESD-30 代码：R-PDSO-G16JESD-609代码：e3
长度：5 mm最大线性误差 (EL)：0.1953%
湿度敏感等级：1位数：12
功能数量：1端子数量：16
最高工作温度：105 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：260
电源：2.5/5.5 V认证状态：Not Qualified
座面最大高度：1.2 mm标称安定时间 (tstl)：8 µs
子类别：Other Converters最大压摆率：0.4 mA
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：30宽度：4.4 mm
Base Number Matches：1

AD5323ARUZ 数据手册

 浏览型号AD5323ARUZ的Datasheet PDF文件第2页浏览型号AD5323ARUZ的Datasheet PDF文件第3页浏览型号AD5323ARUZ的Datasheet PDF文件第4页浏览型号AD5323ARUZ的Datasheet PDF文件第5页浏览型号AD5323ARUZ的Datasheet PDF文件第6页浏览型号AD5323ARUZ的Datasheet PDF文件第7页 
+2.5 V to +5.5 V, 230 ␮A, Dual Rail-to-Rail  
a
Voltage Output 8-/10-/12-Bit DACs  
AD5303/AD5313/AD5323*  
GENERAL DESCRIPTION  
FEATURES  
The AD5303/AD5313/AD5323 are dual 8-, 10- and 12-bit  
buffered voltage output DACs in a 16-lead TSSOP package that  
operate from a single +2.5 V to +5.5 V supply consuming 230 µA  
at 3 V. Their on-chip output amplifiers allow the outputs to  
swing rail-to-rail with a slew rate of 0.7 V/µs. The AD5303/  
AD5313/AD5323 utilize a versatile 3-wire serial interface that  
operates at clock rates up to 30 MHz and is compatible with  
standard SPI™, QSPI, MICROWIRE™ and DSP interface  
standards.  
AD5303: Two Buffered 8-Bit DACs in One Package  
AD5313: Two Buffered 10-Bit DACs in One Package  
AD5323: Two Buffered 12-Bit DACs in One Package  
16-Lead TSSOP Package  
Micropower Operation: 300 ␮A @ 5 V (Including  
Reference Current)  
Power-Down to 200 nA @ 5 V, 50 nA @ 3 V  
+2.5 V to +5.5 V Power Supply  
Double-Buffered Input Logic  
Guaranteed Monotonic By Design Over All Codes  
Buffered/Unbuffered Reference Input Options  
Output Range: 0–VREF or 0–2 VREF  
Power-On-Reset to Zero Volts  
SDO Daisy-Chaining Option  
Simultaneous Update of DAC Outputs via LDAC Pin  
Asynchronous CLR Facility  
Low Power Serial Interface with Schmitt-Triggered  
Inputs  
On-Chip Rail-to-Rail Output Buffer Amplifiers  
The references for the two DACs are derived from two reference  
pins (one per DAC). These reference inputs may be configured  
as buffered or unbuffered inputs. The parts incorporate a power-  
on-reset circuit that ensures that the DAC outputs power-up to  
0 V and remain there until a valid write to the device takes place.  
There is also an asynchronous active low CLR pin that clears  
both DACs to 0 V. The outputs of both DACs may be updated  
simultaneously using the asynchronous LDAC input. The  
parts contain a power-down feature that reduces the current  
consumption of the devices to 200 nA at 5 V (50 nA at 3 V) and  
provides software-selectable output loads while in power-down  
mode. The parts may also be used in daisy-chaining applications  
using the SDO pin.  
APPLICATIONS  
Portable Battery Powered Instruments  
Digital Gain and Offset Adjustment  
Programmable Voltage and Current Sources  
Programmable Attenuators  
The low power consumption of these parts in normal operation  
make them ideally suited to portable battery operated equip-  
ment. The power consumption is 1.5 mW at 5 V, 0.7 mW at  
3 V, reducing to 1 µW in power-down mode.  
FUNCTIONAL BLOCK DIAGRAM  
V
V
A
DD  
REF  
BUF A  
AD5303/AD5313/AD5323  
POWER-ON  
RESET  
INPUT  
REGISTER  
DAC  
REGISTER  
STRING  
DAC  
V
OUT  
A
BUFFER  
SYNC  
SCLK  
DIN  
INTERFACE  
LOGIC  
RESISTOR  
NETWORK  
POWER-DOWN  
LOGIC  
INPUT  
REGISTER  
DAC  
REGISTER  
STRING  
DAC  
BUFFER  
V B  
OUT  
SDO  
RESISTOR  
NETWORK  
GAIN-SELECT  
LOGIC  
V
B
GND  
DCEN  
BUF B  
REF  
LDAC CLR  
PD  
*Protected by U.S. Patent No. 5684481; other patents pending.  
SPI is a trademark of Motorola, Inc.  
MICROWIRE is a trademark of National Semiconductor Corporation.  
REV. 0  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
World Wide Web Site: http://www.analog.com  
© Analog Devices, Inc., 1999  
1234567...18

下载PDF

与AD5323ARUZ相关器件

型号 品牌 描述 获取价格 数据表
AD5323ARUZ1 ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Vo

获取价格
AD5323ARUZ-REEL7 ADI IC SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO16, ROHS COMPLIANT, MO-153AB,

获取价格
AD5323ARUZ-REEL7 ROCHESTER SERIAL INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO16, ROHS COMPLIANT, MO-153AB, TS

获取价格
AD5323ARUZ-REEL71 ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Vo

获取价格
AD5323BRU ADI +2.5 V to +5.5 V, 230 uA, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs

获取价格
AD5323BRU-REEL ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail Vo

获取价格

与AD5323ARUZ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证