5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> AD5302ARM-REEL
AD5302ARM-REEL PDF预览

AD5302ARM-REEL

更新时间： 2024-01-30 02:10:01
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 565K
描述
IC SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO10, MO-187BA, MSOP-10, Digital to Analog Converter

阅读下载

获取价格

AD5302ARM-REEL 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP,针数：10
Reach Compliance Code：unknown风险等级：5.7
Is Samacsys：N最大模拟输出电压：5.499 V
最小模拟输出电压：0.001 V转换器类型：D/A CONVERTER
输入位码：BINARY输入格式：SERIAL
JESD-30 代码：S-PDSO-G10JESD-609代码：e3
长度：3 mm最大线性误差 (EL)：0.1953%
湿度敏感等级：1位数：8
功能数量：1端子数量：10
最高工作温度：105 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：SQUARE封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260认证状态：COMMERCIAL
座面最大高度：1.1 mm标称安定时间 (tstl)：6 µs
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：3 mm
Base Number Matches：1

AD5302ARM-REEL 数据手册

 浏览型号AD5302ARM-REEL的Datasheet PDF文件第2页浏览型号AD5302ARM-REEL的Datasheet PDF文件第3页浏览型号AD5302ARM-REEL的Datasheet PDF文件第4页浏览型号AD5302ARM-REEL的Datasheet PDF文件第5页浏览型号AD5302ARM-REEL的Datasheet PDF文件第6页浏览型号AD5302ARM-REEL的Datasheet PDF文件第7页 
2.5 V to 5.5 V, 500 μA, 2-Wire Interface  
Quad Voltage Output, 8-/10-/12-Bit DACs  
AD5305/AD5315/AD5325  
GENERAꢀ DESCRIPTION  
FEATURES  
AD5305: 4 buffered 8-bit DACs in 10-lead MSOP  
A version: 1 ꢀSB INꢀ, B version: 0.625 ꢀSB INꢀ  
AD5315: 4 buffered 10-bit DACs in 10-lead MSOP  
A version: 4 ꢀSB INꢀ, B version: 2.5 ꢀSB INꢀ  
AD5325: 4 buffered 12-bit DACs in 10-lead MSOP  
A version: 16 ꢀSB INꢀ, B version: 10 ꢀSB INꢀ  
ꢀow power operation: 500 μA @ 3 V, 600 μA @ 5 V  
2-wire (I2C®-compatible) serial interface  
2.5 V to 5.5 V power supply  
The AD5305/AD5315/AD53251 are quad 8-, 10-, and 12-bit  
buffered voltage output DACs in a 10-lead MSOP that operate  
from a single 2.5 V to 5.5 V supply, consuming 500 μA at 3 V.  
Their on-chip output amplifiers allow rail-to-rail output swing  
with a slew rate of 0.7 V/μs. A 2-wire serial interface that  
operates at clock rates up to 400 kHz is used. This interface is  
SMBus compatible at VDD < 3.6 V. Multiple devices can be  
placed on the same bus.  
The references for the four DACs are derived from one  
reference pin. The outputs of all DACs can be updated  
simultaneously using the software LDAC function.  
Guaranteed monotonic by design over all codes  
Power-down to 80 nA @ 3 V, 200 nA @ 5 V  
Three power-down modes  
Double-buffered input logic  
Output range: 0 V to VREF  
Power-on reset to 0 V  
Simultaneous update of outputs (ꢀDAC function)  
Software clear facility  
Data readback facility  
On-chip rail-to-rail output buffer amplifiers  
Temperature range: −40°C to +105°C  
The parts incorporate a power-on reset circuit, which ensures  
that the DAC outputs power up to 0 V and remain there until a  
valid write takes place to the device. There is also a software  
clear function to reset all input and DAC registers to 0 V. The  
parts contain a power-down feature that reduces the current  
consumption of the devices to 200 nA @ 5 V (80 nA @ 3 V).  
The low power consumption of these parts in normal operation  
makes them ideally suited for portable battery-operated equip-  
ment. The power consumption is 3 mW at 5 V, 1.5 mW at 3 V,  
reducing to 1 ꢀW in power-down mode.  
APPꢀICATIONS  
Portable battery-powered instruments  
Digital gain and offset adjustment  
Programmable voltage and current sources  
Programmable attenuators  
1 Protected by U.S. Patent No. 5,969,657 and 5,684,481.  
Industrial process control  
FUNCTIONAꢀ BꢀOCK DIAGRAM  
V
DD  
REF IN  
LDAC  
DAC  
REGISTER  
INPUT  
REGISTER  
STRING  
DAC A  
V
V
A
B
BUFFER  
BUFFER  
OUT  
OUT  
DAC  
REGISTER  
INPUT  
REGISTER  
SCL  
SDA  
STRING  
DAC B  
INTERFACE  
LOGIC  
DAC  
REGISTER  
INPUT  
REGISTER  
STRING  
DAC C  
V
V
C
D
BUFFER  
BUFFER  
OUT  
OUT  
A0  
DAC  
REGISTER  
INPUT  
REGISTER  
STRING  
DAC D  
POWER-DOWN  
LOGIC  
POWER-ON  
RESET  
AD5305/AD5315/AD5325  
GND  
Figure 1.  
Rev. G  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights ofthird parties that may result fromits use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2006 Analog Devices, Inc. All rights reserved.  
 
1234567...24

下载PDF

与AD5302ARM-REEL相关器件

型号 品牌 描述 获取价格 数据表
AD5302ARM-REEL7 ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格
AD5302ARM-REEL7 ROCHESTER SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO10, MO-187BA, MSOP-10

获取价格
AD5302ARMZ ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格
AD5302ARMZ ROCHESTER SERIAL INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO10, ROHS COMPLIANT, MO-187BA, MSO

获取价格
AD5302ARMZ-REEL ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格
AD5302ARMZ-REEL7 ADI 2.5 V to 5.5 V, 230 μA, Dual Rail-to-Rail, V

获取价格

与AD5302ARM-REEL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证