5秒后页面跳转
A14100A-RQ208C PDF预览

A14100A-RQ208C

更新时间: 2024-02-08 23:52:05
品牌 Logo 应用领域
ACTEL 现场可编程门阵列可编程逻辑时钟
页数 文件大小 规格书
68页 480K
描述
Accelerator Series FPGAs - ACT 3Family

A14100A-RQ208C 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:POWER, PLASTIC, QFP-208Reach Compliance Code:compliant
风险等级:5.9JESD-30 代码:S-PQFP-G208
JESD-609代码:e0长度:28 mm
湿度敏感等级:4可配置逻辑块数量:1377
等效关口数量:10000端子数量:208
最高工作温度:125 °C最低工作温度:-55 °C
组织:1377 CLBS, 10000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH峰值回流温度(摄氏度):225
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.1 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:28 mm

A14100A-RQ208C 数据手册

 浏览型号A14100A-RQ208C的Datasheet PDF文件第2页浏览型号A14100A-RQ208C的Datasheet PDF文件第3页浏览型号A14100A-RQ208C的Datasheet PDF文件第4页浏览型号A14100A-RQ208C的Datasheet PDF文件第5页浏览型号A14100A-RQ208C的Datasheet PDF文件第6页浏览型号A14100A-RQ208C的Datasheet PDF文件第7页 
Accelerator Series FPGAs  
ACT3 Family  
F e a t u r e s  
Replaces up to twenty 32 macro-cell CPLDs  
Replaces up to one hundred 20-pin PAL® Packages  
Up to 1153 Dedicated Flip-Flops  
Up to 10,000 Gate Array Equivalent Gates  
(up to 25,000 equivalent PLD Gates)  
Highly Predictable Performance with 100% Automatic  
Placement and Routing  
VQFP, TQFP, BGA, and PQFP Packages  
Nonvolatile, User Programmable  
• 7.5 ns Clock-to-Output Times  
• Fully Tested Prior to Shipment  
Up to 250 MHz On-Chip Performance  
Up to 228 User-Programmable I/O Pins  
• Four Fast, Low-Skew Clock Networks  
More than 500 Macro Functions  
• 5.0V and 3.3V Versions  
Optimized for Logic Synthesis Methodologies  
Low-power CMOS Technology  
Device  
A1415  
A1425  
A1440  
A1460  
A14100  
Capacity  
Gate Array Equivalent Gates  
PLD Equivalent Gates  
TTL Equivalent Packages (40 gates)  
20-Pin PAL Equivalent Packages (100 gates)  
1,500  
3,750  
40  
2,500  
6,250  
60  
4,000  
10,000  
100  
6,000  
15,000  
150  
10,000  
25,000  
250  
15  
25  
40  
60  
100  
Logic Modules  
S-Module  
C-Module  
200  
104  
96  
310  
160  
150  
564  
288  
276  
848  
432  
416  
1,377  
697  
680  
1
Dedicated Flip-Flops  
264  
80  
360  
100  
568  
140  
768  
168  
1,153  
228  
User I/Os (maximum)  
2
Packages (by pin count)  
CPGA  
PLCC  
PQFP  
RQFP  
VQFP  
TQFP  
BGA  
100  
84  
100  
100  
133  
84  
100, 160  
175  
84  
160  
100  
176  
207  
160, 208  
257  
208  
100  
132  
176  
225  
196  
313  
256  
CQFP  
3
Performance (maximum, worst-case commercial)  
4
Chip-to-Chip  
108 MHz  
63 MHz  
110 MHz  
250 MHz  
250 MHz  
7.5 ns  
108 MHz  
63 MHz  
110 MHz  
250 MHz  
250 MHz  
7.5 ns  
100 MHz  
63 MHz  
110 MHz  
250 MHz  
250 MHz  
8.5 ns  
97 MHz  
63 MHz  
110 MHz  
200 MHz  
200 MHz  
9.0 ns  
93 MHz  
63 MHz  
105 MHz  
200 MHz  
200 MHz  
9.5 ns  
Accumulators (16-bit)  
Loadable Counter (16-bit)  
Prescaled Loadable Counters (16-bit)  
Datapath, Shift Registers  
Clock-to-Output (pad-to-pad)  
Notes:  
1. One flip-flop per S-Module, two flip-flops per I/O-Module.  
2. See product plan on page 1-178 for package availability.  
3. Based on A1415A-3, A1425A-3, A1440B-3, A1460B-3, and A14100B-3.  
4. Clock-to-Output + Setup  
S e p t e m b e r 1 9 9 7  
1 -1 7 5  
© 1997 Actel Corporation  

与A14100A-RQ208C相关器件

型号 品牌 描述 获取价格 数据表
A14100A-RQ208I MICROSEMI Field Programmable Gate Array, 1377 CLBs, 10000 Gates, 100MHz, CMOS, PQFP208, PLASTIC, RQF

获取价格

A14100A-RQ208M ACTEL Field Programmable Gate Array, 1377 CLBs, 10000 Gates, CMOS, PQFP208, POWER, PLASTIC, QFP-

获取价格

A14100A-RQG208C MICROSEMI FPGA, 1377 CLBS, 10000 GATES, 100MHz, PQFP208, ROHS COMPLIANT, PLASTIC, RQFP-208

获取价格

A14100A-RQG208I MICROSEMI FPGA, 1377 CLBS, 10000 GATES, 100MHz, PQFP208, ROHS COMPLIANT, PLASTIC, RQFP-208

获取价格

A14100A-STDCQ256B ETC ASIC

获取价格

A14100A-STDCQ256M ETC ASIC

获取价格