ICS93725
Integrated
Circuit
Systems, Inc.
DDR and SDRAM Zero Delay Buffer
RecommendedApplication:
DDR & SDRAM Zero Delay Buffer for SIS 635/640/645/
650 & 735/740/746 style chipsets.
Pin Configuration
VDD3.3
SDRAM0
SDRAM1
SDRAM2
SDRAM3
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
SEL_DDR*
DDRFB_IN
DDRFB_OUT
VDD2.5
DDRT5
DDRC5
DDRT4
DDRC4
GND
VDD2.5
DDRT3
DDRC3
DDRT2
DDRC2
GND
VDD2.5
DDRT1
DDRC1
DDRT0
DDRC0
GND
VDD2.5
SCLK
SDATA
ProductDescription/Features:
•
•
Low skew, Zero Delay Buffer
1 to 13 SDRAM PC133 clock distribution
VDD3.3
SDRAM4
SDRAM5
BUFFER_IN
SDRAM6
SDRAM7
GND
•
•
•
1 to 6 pairs of DDR clock distribution
I2C for functional and output control
Separate feedback path for both memory mode to
adjust synchronization.
VDD3.3
•
•
•
•
Supports up to 2 DDR DIMMs or 3 SDRAM DIMMs
Frequency support for up to 200MHz (DDR 400)
Individual I2C clock stop for power mananagement
CMOS level control signal input
SDRAM8
SDRAM9
SDRAM10
SDRAM11
GND
VDD3.3
SDRAM12
SDFB_OUT
SDFB_IN
GND
SwitchingCharacteristics:
•
•
OUTPUT - OUTPUT skew: <100ps
Output Rise and Fall Time for DDR outputs: 550ps -
1150ps
48-Pin SSOP
•
DUTY CYCLE: 47% - 53%
*Internal Pull-up Resistor of 120K to VDD
Block Diagram
Functionality
VDD
3.3_2.5
MODE
PIN 48
SDRAMFB_OUT
DDRFB_OUT
BUFFER_IN
SDRAMFB_IN
DDRFB_IN
PLL1
DDR
Mode
SEL_DDR=1
SEL_DDR=0
2.5V
SDRAM (12:0)
DDR/SD
Mode
3.3V
Control
Logic
DDRT (5:0)
DDRCC (5:0)
SEL_DDR*
SDATA
3
3
SCLK
Config.
Reg.
0606A—08/01/03