5秒后页面跳转
935067430118 PDF预览

935067430118

更新时间: 2024-09-23 08:06:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
16页 104K
描述
LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16

935067430118 技术参数

生命周期:Obsolete包装说明:SOP,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.83
系列:LV/LV-A/LVX/H输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm逻辑集成电路类型:OTHER DECODER/DRIVER
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):39 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

935067430118 数据手册

 浏览型号935067430118的Datasheet PDF文件第2页浏览型号935067430118的Datasheet PDF文件第3页浏览型号935067430118的Datasheet PDF文件第4页浏览型号935067430118的Datasheet PDF文件第5页浏览型号935067430118的Datasheet PDF文件第6页浏览型号935067430118的Datasheet PDF文件第7页 
74LV139  
Dual 2-to-4 line decoder/demultiplexer  
Rev. 04 — 13 December 2007  
Product data sheet  
1. General description  
The 74LV139 is a low-voltage Si-gate CMOS device that is pin and function compatible  
with 74HC139 and 74HCT139.  
The 74LV139 is a dual 2-to-4 line decoder/demultiplexer. It has two independent  
decoders, each accepting two binary weighted inputs (nA0 and nA1) and providing four  
mutually exclusive outputs (nY0 to nY3) that are LOW when selected. Each decoder has  
an active LOW input (nE). When nE is HIGH, every output is forced HIGH. The enable  
input can be used as the data input for a 1-to-4 demultiplexer application.  
2. Features  
Wide operating voltage: 1.0 V to 5.5 V  
Optimized for low voltage applications: 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 °C  
Typical HIGH-level output voltage (VOH) undershoot: > 2 V at VCC = 3.3 V and  
Tamb = 25 °C  
Demultiplexing capability  
Two independent 2-to-4 line decoders  
Multifunction capability  
Active LOW mutually exclusive outputs  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from 40 °C to +85 °C and from 40 °C to +125 °C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LV139N  
74LV139D  
40 °C to +125 °C  
40 °C to +125 °C  
DIP16  
SO16  
plastic dual in-line package; 16 leads (300 mil)  
SOT38-4  
SOT109-1  
plastic small outline package; 16 leads;  
body width 3.9 mm  

与935067430118相关器件

型号 品牌 获取价格 描述 数据表
935067440112 NXP

获取价格

LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16, 0.300 INCH, PLASTIC,
935067450112 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
935067450118 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, P
935067460112 NXP

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP
935067470112 NXP

获取价格

LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 3.90 MM, P
935067470118 NXP

获取价格

LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, 3.90 MM, P
935067480112 NXP

获取价格

LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16, 0.300 INCH
935067490112 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM
935067490118 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM
935067500112 NXP

获取价格

IC LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, 0.300 I