5秒后页面跳转
9148F-10T PDF预览

9148F-10T

更新时间: 2023-08-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
12页 426K
描述
Clock Generator

9148F-10T 数据手册

 浏览型号9148F-10T的Datasheet PDF文件第2页浏览型号9148F-10T的Datasheet PDF文件第3页浏览型号9148F-10T的Datasheet PDF文件第4页浏览型号9148F-10T的Datasheet PDF文件第5页浏览型号9148F-10T的Datasheet PDF文件第6页浏览型号9148F-10T的Datasheet PDF文件第7页 
Integrated  
Circuit  
Systems, Inc.  
ICS9148-10  
TM  
Pentium/Pro System Clock Chip  
General Description  
Features  
•
Generates system clocks for CPU, IOAPIC, PCI, plus  
The ICS9148-10 is a Clock Synthesizer chip for Pentium and  
PentiumPro CPU based Desktop/Notebook systems that will  
provide all necessary clock timing.  
14.314MHzREF(0:2), USB, andSuperI/O  
•
•
Supports single or dual processor systems  
Supports Spread Spectrum modulation for CPU & PCI  
clocks, down spread -1%  
Skew from CPU (earlier) to PCI clock (rising edges for  
100/33.3MHz)1.5to4ns  
Two fixed outputs at 48MHz.  
Separate 2.5V and 3.3V supply pins  
2.5V or 3.3V output: CPU, IOAPIC  
3.3V outputs: PCI, REF, 48MHz  
No power supply sequence requirements  
Uses external 14.318MHz crystal, no external load cap  
required for CL=18pF crystal  
Features include four CPU and eight PCI clocks. Three  
reference outputs are available equal to the crystal frequency.  
Additionally, the device meets the Pentium power-up  
stabilization requirement, assuring that CPU and PCI clocks  
are stable within 2ms after power-up.  
•
•
•
•
•
•
•
PD# pin enables low power mode by stopping crystal OSC  
and PLL stages. Other power management features include  
CPU_STOP#, whichstopsCPU(0:3)clocks, andPCI_STOP#,  
which stops PCICLK (0:6) clocks.  
High drive CPUCLK outputs typically provide greater than 1  
V/ns slew rate into 20pF loads. PCICLK outputs typically  
provide better than 1V/ns slew rate into 30pF loads while  
maintaining 50±5% duty cycle. The REF clock outputs  
typically provide better than 0.5V/ns slew rates.  
•
48 pin 300 mil SSOP  
The ICS9148-10 accepts a 14.318MHz reference crystal or  
clock as its input and runs on a 3.3V core supply.  
Pin Configuration  
Block Diagram  
48-Pin SSOP  
Power Groups  
Ground Groups  
VDD = Supply for PLL core  
VDD1 = REF (0:2), X1, X2  
VDD2 = PCICLK_F, PCICLK (0:6)  
VDD3 = 48MHz0, 48MHz1  
VDDL1 = IOAPIC (0:1)  
GND=GroundforPLLcore  
GND1=REF(0:2),X1,X2  
GND2=PCICLK_F,PCICLK(0:6)  
GND3=48MHz0,48MHz1  
GNDL1=IOAPIC(0:1)  
VDDL2 = CPUCLK (0:3)  
GNDL2=CPUCLK(0:3)  
Pentium is a trademark on Intel Corporation.  
9148-10 Rev D 9/27/99  
ICS reserves the right to make changes in the device data identified in this  
publication without further notice. ICS advises its customers to obtain the latest  
version of all device data to verify that any information being relied upon by the  
customer is current and accurate.  

与9148F-10T相关器件

型号 品牌 描述 获取价格 数据表
9148F-12 IDT Clock Generator

获取价格

9148F-12LF IDT Clock Generator

获取价格

9148F-12LFT IDT Clock Generator, PDSO48

获取价格

9148F-18 IDT Processor Specific Clock Generator, 100MHz, CMOS, PDSO28, 0.209 INCH, SSOP-28

获取价格

9148F-18LF IDT Processor Specific Clock Generator, 100MHz, PDSO28, 0.209 INCH, SSOP-28

获取价格

9148F-25LF IDT Processor Specific Clock Generator, 83.3MHz, PDSO48, 0.300 INCH, SSOP-48

获取价格