ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢊ
ꢃ
ꢊ
ꢋ
ꢌ
ꢍ
ꢎ
ꢏ
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢐ
ꢊ
ꢃ
ꢊ
ꢋ
ꢌ
ꢍ
ꢎ
ꢀ
ꢀ
ꢑ ꢒꢑ ꢌꢅ ꢋꢓꢆ ꢀꢔ ꢋꢁ ꢆ ꢍꢀꢆ ꢕ ꢍꢅ ꢖ ꢔꢍ
ꢗ
ꢖ
ꢆ
ꢇ
ꢈ
ꢉ
ꢌ
ꢓ
ꢖ
ꢆ
ꢆ
ꢘ
ꢋ
ꢁ
ꢀ
ꢔ
ꢍ
ꢖ
ꢅ
ꢍ
ꢘ
ꢀ
ꢋ
ꢁ
ꢕ
ꢘ
ꢍ
ꢙ
ꢖ
ꢀ
ꢆ
ꢍ
ꢘ
SCAS745A − DECEMBER 2003 − REVISED APRIL 2004
D
D
D
D
D
D
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
D
Include D-Type Flip-Flops and Control
Circuitry to Provide Multiplexed
Transmission of Stored and Real-Time Data
Enhanced Diminishing Manufacturing
Sources (DMS) Support
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Enhanced Product-Change Notification
B-Port Outputs of SN74LVTH182646A
Devices Have Equivalent 25-Ω Series
Resistors, So No External Resistors Are
Required
†
Qualification Pedigree
Members of the Texas Instruments
SCOPE Family of Testability Products
Members of the Texas Instruments
Widebus Family
State-of-the-Art 3.3-V ABT Design Supports
Mixed-Mode Signal Operation (5-V Input
and Output Voltages With 3.3-V V
D
D
Compatible With IEEE Std 1149.1-1990
(JTAG) Test Access Port and
Boundary-Scan Architecture
SCOPE Instruction Set
)
CC
− IEEE Std 1149.1-1990 Required
Instructions and Optional CLAMP and
HIGHZ
D
Support Unregulated Battery Operation
Down to 2.7 V
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
− Parallel-Signature Analysis at Inputs
− Pseudorandom Pattern Generation From
Outputs
− Sample Inputs/Toggle Outputs
− Binary Count From Outputs
− Device Identification
− Even-Parity Opcodes
description/ordering information
The SN74LVTH18646A and SN74LVTH182646A scan test devices, with 18-bit bus transceivers and registers,
are members of the Texas Instruments (TI) SCOPE testability integrated-circuit family. This family of devices
supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan
access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.
Additionally, these devices are designed specifically for low-voltage (3.3-V) V
capability to provide a TTL interface to a 5-V system environment.
operation, but with the
CC
In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed
transmission of data directly from the input bus or from the internal registers. They can be used either as two
9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot
samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating
the TAP in the normal mode does not affect the functional operation of the SCOPE bus transceivers
and registers.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
‡
T
A
PACKAGE
LQFP − PM
LQFP − PM
Tape and reel
Tape and reel
8V18646AIPMREP
LH18646AEP
−40°C to 85°C
§
8V182646AIPMREP
‡
§
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available
at www.ti.com/sc/package.
Product Preview
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SCOPE and Widebus are trademarks of Texas Instruments.
Copyright 2004, Texas Instruments Incorporated
ꢚ ꢁ ꢄꢍꢀꢀ ꢛ ꢆꢇ ꢍꢘꢗ ꢖꢀ ꢍ ꢁ ꢛꢆꢍꢕ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢎꢘ ꢛ ꢕ ꢚ ꢔꢆ ꢖꢛ ꢁ
ꢒ
ꢕ
ꢋ
ꢆ
ꢋ
ꢞ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢣ
ꢩ
ꢩ
ꢥ
ꢦ
ꢜ
ꢧ
ꢟ
ꢡ
ꢨ
ꢪ
ꢣ
ꢫ
ꢬ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢠ
ꢧ
ꢜ
ꢥ
ꢎ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢟ
ꢢ
ꢡ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢜ
ꢡ
ꢟ
ꢪ
ꢥ
ꢢ
ꢞ
ꢨ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞꢡ
ꢦ
ꢟ
ꢪ
ꢥ
ꢩ
ꢜ
ꢝ
ꢥ
ꢜ
ꢥ
ꢩ
ꢤ
ꢟ
ꢡ
ꢨ
ꢆ
ꢥ
ꢭ
ꢧꢟ
ꢖ
ꢦ
ꢟ
ꢜ
ꢩ
ꢣ
ꢤ
ꢥ
ꢦ
ꢜ
ꢟ
ꢟꢜ
ꢧꢦ
ꢠꢧꢩ
ꢠ
ꢮ
ꢧ
ꢩ
ꢩ
ꢧ
ꢦꢜ
ꢯ
ꢒ
ꢎ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢞ
ꢪꢧ ꢩ ꢧ ꢤ ꢥ ꢜ ꢥ ꢩ ꢟ ꢒ
ꢡ
ꢦ
ꢪ
ꢩ
ꢡ
ꢢ
ꢥ
ꢟ
ꢟ
ꢞ
ꢦ
ꢰ
ꢠ
ꢡ
ꢥ
ꢟ
ꢦ
ꢡ
ꢜ
ꢦ
ꢥ
ꢢꢥ
ꢟ
ꢟ
ꢧ
ꢩ
ꢞ
ꢬ
ꢯ
ꢞ
ꢦ
ꢢ
ꢬ
ꢣ
ꢠ
ꢥ
ꢜ
ꢥ
ꢟ
ꢜ
ꢞ
ꢦ
ꢰ
ꢡ
ꢨ
ꢧ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5秒后页面跳转
BSS138LT3G：一款高效能N沟道MOSFET的全面解析
解读EGP10B二极管资料手册：产品特性、参数分析
RT9164AGG手册资料详解：引脚信息、设计指南
2SA1037KPT资料详解：产品特性、电气参数、设计指南
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
替代型号
如果您发现信息不准确，
