Datasheet > 8T73S208

8T73S208

更新时间： 2023-12-20 18:44:17

品牌	Logo	应用领域
瑞萨 - RENESAS		/
页数	文件大小	规格书
23页	832K
描述
2.5V/3.3V Differential LVPECL Clock Divider And Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8T73S208 数据手册

2.5 V, 3.3 V Differential LVPECL

Clock Divider and Fanout Buffer

8T73S208

Datasheet

General Description

Features

The 8T73S208 is a high-performance differential LVPECL clock

divider and fanout buffer. The device is designed for the frequency

division and signal fanout of high-frequency, low phase-noise clocks.

The 8T73S208 is characterized to operate from a 2.5V and 3.3V

power supply. Guaranteed output-to-output and part-to-part skew

characteristics make the 8T73S208 ideal for those clock distribution

applications demanding well-defined performance and repeatability.

The integrated input termination resistors make interfacing to the

reference source easy and reduce passive component count. Each

output can be individually enabled or disabled in the high-impedance

state controlled by a I²C register. On power-up, all outputs are

enabled.

• One differential input reference clock

• Differential pair can accept the following differential input

levels: LVDS, LVPECL, CML

• Integrated input termination resistors

• Eight LVPECL outputs

• Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8

• Maximum input clock frequency: 1000MHz

• LVCMOS interface levels for the control inputs

• Individual output enable/disabled by I²C interface

• Output skew: 15ps (typical)

• Output rise/fall times: 350ps (maximum)

• Low additive phase jitter, RMS: 0.182ps (typical)

• Full 2.5V and 3.3V supply voltages

• Lead-free (RoHS 6) 32-Lead VFQFN packaging

• -40°C to 85°C ambient operating temperature

Block Diagram

Pin Assignment

nQ0

23 22 21 20 19 18 17

nQ1

FSEL1

nQ5

f_REF

nIN

nQ2

÷1, ÷2,

÷4, ÷8

V_T

nQ4



50

nQ3

nIN

8T73S208

V_CC

nQ3

Pulldown (2)

FSEL[1:0]

nQ4

SDA

SCL

ADR0

nQ2

nQ5

I²C

Pullup

SDA

SCL

ADR[1:0]

Pullup

Pulldown (2)

nQ6

nQ7

32-pin, 5mm x 5mm VFQFN

Revision D, June 15, 2016

12 3 4 5 6 7...23

中文翻译

下载PDF

与8T73S208相关器件

型号	品牌	获取价格	描述	数据表
8T73S208_16	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208A-01	IDT	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208A-01_16	IDT	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208A-01NLGI	IDT	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208A-01NLGI8	IDT	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208B-01	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208B-01	RENESAS	获取价格	2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
8T73S208B-01NLGI	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208B-01NLGI8	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
8T73S208BNLGI	IDT	获取价格	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer