5秒后页面跳转
8SLVD1204 PDF预览

8SLVD1204

更新时间: 2023-12-20 18:45:52
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
18页 796K
描述
2:4, LVDS Output Fanout Buffer, 2.5V

8SLVD1204 数据手册

 浏览型号8SLVD1204的Datasheet PDF文件第2页浏览型号8SLVD1204的Datasheet PDF文件第3页浏览型号8SLVD1204的Datasheet PDF文件第4页浏览型号8SLVD1204的Datasheet PDF文件第5页浏览型号8SLVD1204的Datasheet PDF文件第6页浏览型号8SLVD1204的Datasheet PDF文件第7页 
8SLVD1204  
2:4, LVDS Output Fanout Buffer, 2.5V  
Datasheet  
Description  
Features  
The 8SLVD1204 is a high-performance differential LVDS fanout  
buffer. The device is designed for the fanout of high-frequency, very  
low additive phase-noise clock and data signals. The 8SLVD1204 is  
characterized to operate from a 2.5V power supply. Guaranteed  
output-to-output and part-to-part skew characteristics make the  
8SLVD1204 ideal for those clock distribution applications demanding  
well-defined performance and repeatability.  
Four low skew, low additive jitter LVDS output pairs  
Two selectable differential clock input pairs  
Differential PCLK, nPCLK pairs can accept the following  
differential input levels: LVDS, LVPECL  
Maximum input clock frequency: 2GHz  
LVCMOS/LVTTL interface levels for the control input select pin  
Output skew: 20ps (maximum)  
Two selectable differential inputs and four low skew outputs are  
available. The integrated bias voltage reference enables easy  
interfacing of single-ended signals to the device inputs. The device is  
optimized for low power consumption and low additive phase noise.  
Propagation delay: 300ps (maximum)  
Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V,  
10kHz - 20MHz: 95fs (maximum)  
Full 2.5V supply voltage  
Lead-free (RoHS 6), 16-Lead VFQFPN packaging  
Supports case temperature ≤ 105°C operations  
-40°C to 85°C ambient operating temperature  
Block Diagram  
Pin Assignment  
VDD  
12 11 10  
13  
9
4
Pulldown  
Q2  
nQ2  
Q3  
VREF  
PCLK0  
8
7
6
5
Q0  
Pullup/Pulldown  
14  
15  
16  
nPCLK0  
nPCLK0  
PCLK0  
VDD  
nQ0  
nQ3  
1
2
3
GND GND  
Q1  
0
VDD  
nQ1  
8SLVD1204  
Pulldown  
Q2  
PCLK1  
16 lead VFQFPN  
Pullup/Pulldown  
1
nPCLK1  
nQ2  
3.0mm x 3.0mm x 0.9mm package body  
1.7mm x 1.7mm ePad  
NL Package  
Top View  
GND GND  
VDD  
Q3  
nQ3  
Pullup/Pulldown  
SEL  
GND  
Reference  
VREF  
Voltage  
Generator  
May 11, 2021 R31DS0031EU0600  
1
©2021 Renesas Electronics Corporation  

与8SLVD1204相关器件

型号 品牌 描述 获取价格 数据表
8SLVD1204-33 IDT 2:4, LVDS Output Fanout Buffer

获取价格

8SLVD1204-33_18 IDT 2:4, LVDS Output Fanout Buffer

获取价格

8SLVD1204-33I RENESAS 2:4, LVDS Output Fanout Buffer, 3.3 V

获取价格

8SLVD1204-33NLGI IDT 2:4, LVDS Output Fanout Buffer

获取价格

8SLVD1204-33NLGI8 IDT 2:4, LVDS Output Fanout Buffer

获取价格

8SLVD1204NLGI IDT 2:4 LVDS Output Fanout Buffer

获取价格