5秒后页面跳转
8P34S1212 PDF预览

8P34S1212

更新时间: 2024-10-01 14:57:23
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
17页 1421K
描述
2:12 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks

8P34S1212 数据手册

 浏览型号8P34S1212的Datasheet PDF文件第2页浏览型号8P34S1212的Datasheet PDF文件第3页浏览型号8P34S1212的Datasheet PDF文件第4页浏览型号8P34S1212的Datasheet PDF文件第5页浏览型号8P34S1212的Datasheet PDF文件第6页浏览型号8P34S1212的Datasheet PDF文件第7页 
2:12 LVDS 1.8V / 2.5V Fanout Buffer  
for 1PPS and High-Speed Clocks  
8P34S1212  
Datasheet  
Description  
Features  
The 8P34S1212 is a high-performance differential LVDS fanout  
buffer. The device is designed for the fanout of 1PPS signals or  
high-frequency, very low additive phase-noise clock and data  
signals. The 8P34S1212 is characterized to operate from a  
1.8V or 2.5V power supply. Guaranteed output-to-output and  
part-to-part skew characteristics make the 8P34S1212 ideal for  
those clock distribution applications that demand well-defined  
performance and repeatability.  
12 low skew, low additive jitter LVDS output pairs  
Two selectable, differential clock input pairs  
Differential CLK0, CLK1 pairs can accept the following  
differential input levels: LVDS, CML  
Maximum input clock frequency: 1.5GHz (maximum)  
LVCMOS/LVTTL interface levels for the control input select pin  
Output skew: 10ps (typical)  
Two selectable differential inputs and 12 low skew outputs are  
available. The integrated bias voltage reference enables easy  
interfacing of single-ended signals to the device inputs. The  
device is optimized for low power consumption and low additive  
phase noise.  
Propagation delay: 400ps (maximum)  
Low propagation delay variation across temperature for 1PPS  
applications  
Low additive phase jitter, RMS; fREF = 156.25MHz, VPP = 1V,  
12kHz– 20MHz: 34fs (typical)  
Maximum device current consumption (IDD): 185mA typ at 1.8V  
or 200mA typ at 2.5V  
Full 1.8V or 2.5V supply voltage  
Lead-free (RoHS 6), 40-Lead VFQFPN packaging  
-40°C to +85°C ambient operating temperature  
Supports case temperature up to +105°C  
Supports PCI Express Gen 1-5  
Block Diagram  
Pin Assignment  
Q0  
nQ0  
30 29 28 27 26 25 24 23 22 21  
Q1  
nQ1  
31  
32  
33  
34  
35  
20  
19  
18  
17  
16  
VDD  
Q8  
VDD  
nQ3  
Q3  
Q2  
nQ2  
8P34S1212  
nQ8  
Q9  
V
DD  
40-Lead VFQFPN  
Q3  
nQ3  
nQ2  
Q2  
6.0mm x 6.0mm x 0.90mm  
package body  
CLK0  
nQ9  
Q4  
nCLK0  
nQ4  
36  
37  
38  
39  
40  
15  
14  
13  
12  
11  
Q10  
nQ10  
Q11  
nQ1  
Q1  
4.65mm x 4.65mm ePad Size  
NL Package  
Q5  
nQ5  
f
REF  
nQ0  
Q0  
Top View  
Q6  
nQ6  
nQ11  
VDD  
V
DD  
VDD  
CLK1  
Q7  
nQ7  
1
2
3
4
5
6
7
8
9
10  
nCLK1  
Q8  
nQ8  
Q9  
nQ9  
SEL  
Q10  
nQ10  
V
V
REF  
REF  
Q11  
nQ11  
©2014–2023 Renesas Electronics Corporation  
1
May 9, 2023  

与8P34S1212相关器件

型号 品牌 获取价格 描述 数据表
8P34S1212NLGI IDT

获取价格

1:12 LVDS Output 1.8V Fanout Buffer
8P34S1212NLGI8 IDT

获取价格

1:12 LVDS Output 1.8V Fanout Buffer
8P34S2102 IDT

获取价格

Dual 1:2 LVDS Output 1.8V Fanout Buffer
8P34S2102 RENESAS

获取价格

Dual 1:2 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks
8P34S2102_17 IDT

获取价格

Dual 1:2 LVDS Output 1.8V Fanout
8P34S2102NLGI IDT

获取价格

Dual 1:2 LVDS Output 1.8V Fanout Buffer
8P34S2102NLGI/W IDT

获取价格

Dual 1:2 LVDS Output 1.8V Fanout Buffer
8P34S2102NLGI8 IDT

获取价格

Dual 1:2 LVDS Output 1.8V Fanout Buffer
8P34S2104 IDT

获取价格

Dual 1:4 LVDS Output 1.8V Fanout Buffer
8P34S2104 RENESAS

获取价格

Dual 1:4 LVDS 1.8V / 2.5V Fanout Buffer for 1PPS and High-Speed Clocks