89PES5T5
Data Sheet
5-Lane 5-Port PCI Express®
Switch
®
u
Highly Integrated Solution
– Requires no external components
Device Overview
The 89HPES5T5 is a member of IDT’s PRECISE™ family of PCI
Express switching solutions. The PES5T5 is an 5-lane, 5-port peripheral
chip that performs PCI Express Base switching. It provides connectivity
and switching functions between a PCI Express upstream port and up to
four downstream ports and supports switching between downstream
ports.
– Incorporates on-chip internal memory for packet buffering and
queueing
– Integrates five 2.5 Gbps embedded SerDes with 8B/10B
encoder/decoder (no separate transceivers needed)
Reliability, Availability, and Serviceability (RAS) Features
– Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
– Supports ECRC and Advanced Error Reporting
– Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O
– Compatible with Hot-Plug I/O expanders used on PC mother-
boards
u
u
u
Features
u
High Performance PCI Express Switch
– Five 2.5Gbps PCI Express lanes
– Five switch ports
– Upstream port is x1
– Downstream ports are x1
Power Management
– Utilizes advanced low-power design techniques to achieve low
typical power consumption
– Low-latency cut-through switch architecture
– Support for Max Payload Sizes up to 256 bytes
– One virtual channel
– Supports PCI Power Management Interface specification (PCI-
– Eight traffic classes
PM 1.2)
– PCI Express Base Specification Revision 1.1 compliant
Flexible Architecture with Numerous Configuration Options
– Unused SerDes are disabled.
u
– Supports Advanced Configuration and Power Interface Speci-
fication, Revision 2.0 (ACPI) supporting active link state
– Automatic lane reversal on all ports
– Automatic polarity inversion
Testability and Debug Features
– Ability to load device configuration from serial EEPROM
Legacy Support
– Built in Pseudo-Random Bit Stream (PRBS) generator
– Numerous SerDes test modes
u
– Ability to read and write any internal register via the SMBus
– Ability to bypass link training and force any link into any mode
– Provides statistics and performance counters
– PCI compatible INTx emulation
– Bus locking
Block Diagram
5-Port Switch Core / 5 PCI Express Lanes
Port
Frame Buffer
Route Table
Arbitration
Scheduler
Transaction Layer
Data Link Layer
Mux / Demux
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Mux / Demux
Mux / Demux
Mux / Demux
Mux / Demux
Phy
Phy
Phy
Phy
Phy
Logical
Layer
Logical
Layer
Logical
Layer
Logical
Layer
Logical
Layer
SerDes
SerDes
SerDes
SerDes
SerDes
(Port 2)
(Port 4)
(Port 5)
(Port 0)
(Port 3)
Figure 1 Internal Block Diagram
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 28
June 18, 2014