5秒后页面跳转
87974CYI PDF预览

87974CYI

更新时间: 2024-01-05 07:11:16
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
16页 161K
描述
PLL Based Clock Driver, 87974 Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 10 MM, 1.60 MM HEIGHT, MS-026BCC, LQFP-52

87974CYI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:10 X 10 MM, 1.60 MM HEIGHT, MS-026BCC, LQFP-52针数:52
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.35
系列:87974输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G52JESD-609代码:e0
长度:10 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:52
实输出次数:15最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP52,.47SQ封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):240
电源:3.3 VProp。Delay @ Nom-Sup:0.1 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.35 ns
座面最大高度:1.6 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:20
宽度:10 mm最小 fmax:125 MHz
Base Number Matches:1

87974CYI 数据手册

 浏览型号87974CYI的Datasheet PDF文件第2页浏览型号87974CYI的Datasheet PDF文件第3页浏览型号87974CYI的Datasheet PDF文件第4页浏览型号87974CYI的Datasheet PDF文件第5页浏览型号87974CYI的Datasheet PDF文件第6页浏览型号87974CYI的Datasheet PDF文件第7页 
ICS87974I  
LOW SKEW, 1-TO-15,  
LVCMOS/LVTTL CLOCK GENERATOR  
GENERAL DESCRIPTION  
FEATURES  
The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/  
LVTTL Clock Generator/Zero Delay Buffer. The device has  
a fully integrated PLL and three banks whose divider ratios  
can be independently controlled, providing output  
frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In  
addition, the external feedback connection provides for a  
wide selection of output-to-input frequency ratios.The CLK0  
and CLK1 pins allow for redundant clocking on the input  
and dynamically switching the PLL between two clock  
sources.  
Fully integrated PLL  
Fifteen single ended 3.3V LVCMOS/LVTTL outputs  
Two LVCMOS/LVTTL clock inputs for redundant clock  
applications  
CLK0 and CLK1 accepts the following input levels:  
LVCMOS/LVTTL  
Output frequency range: 8.33MHz to 125MHz  
VCO range: 200MHz to 500MHz  
Guaranteed low jitter and output skew characteristics make  
the ICS87974I ideal for those applications demanding well  
defined performance and repeatability.  
External feedback for ”zero delay” clock regeneration  
Cycle-to-cycle jitter: 100ps ꢀtypicalꢁ  
Output skew: 350ps ꢀmaximumꢁ  
3.3V operating supply  
-40°C to 85°C ambient operating temperature  
Available in both standard and lead-free RoHS-compliant  
packages  
PIN ASSIGNMENT  
52 51 50 49 48 47 46 45 44 43 42 41 40  
GND  
nMR/OE  
CLK_EN  
SEL_B  
SEL_C  
PLL_SEL  
SEL_A  
CLK_SEL  
CLK0  
1
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
GND  
QB1  
2
3
VDDOB  
QB2  
4
5
GND  
QB3  
6
7
VDDOB  
QB4  
ICS87974I  
8
9
FB_IN  
GND  
QFB  
CLK1  
10  
11  
12  
13  
nc  
VDD  
VDDOFB  
nc  
VDDA  
14 15 16 17 18 19 20 21 22 23 24 25 26  
52-Lead LQFP  
10mm x 10mm x 1.4mm package body  
Y package  
TopView  
87974CYI  
www.idt.com  
REV. E JULY 26, 2010  
1

与87974CYI相关器件

型号 品牌 描述 获取价格 数据表
87974CYILF IDT Low Skew, 1-to-15, LVCMOS/LVTTL Clock Generator

获取价格

87974CYILFT IDT Low Skew, 1-to-15, LVCMOS/LVTTL Clock Generator

获取价格

87974CYIT IDT PLL Based Clock Driver, 87974 Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10

获取价格

87974I IDT Low Skew, 1-to-15, LVCMOS/LVTTL Clock Generator

获取价格

87975-1001 MOLEX 1.27mm (.050) Signal Pitch, 0.80mm (.031) SCSI Pitch, 1.27mm (.050) Power Pitch SAS Recept

获取价格

87975-1002 MOLEX 1.27mm (.050) Signal Pitch, 0.80mm (.031) SCSI Pitch, 1.27mm (.050) Power Pitch SAS Recept

获取价格