5秒后页面跳转
85102AGIT PDF预览

85102AGIT

更新时间: 2024-02-26 03:31:01
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 347K
描述
Low Skew Clock Driver, 85102 Series, 2 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM X 5.0 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16

85102AGIT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:4.40 MM X 5.0 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.38
系列:85102输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):225电源:3.3 V
Prop。Delay @ Nom-Sup:3.2 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

85102AGIT 数据手册

 浏览型号85102AGIT的Datasheet PDF文件第2页浏览型号85102AGIT的Datasheet PDF文件第3页浏览型号85102AGIT的Datasheet PDF文件第4页浏览型号85102AGIT的Datasheet PDF文件第5页浏览型号85102AGIT的Datasheet PDF文件第6页浏览型号85102AGIT的Datasheet PDF文件第7页 
LOW SKEW, 1-TO-2, DIFFERENTIAL/LVCMOS-  
TO-0.7V HCSL FANOUT BUFFER  
ICS85102I  
GENERAL DESCRIPTION  
FEATURES  
The ICS85102I is a low skew, high performance 1-  
Two 0.7V differential HCSL outputs  
ICS  
to-2 Differential-to-HCSL fanout buffer and a mem-  
ber of the HiPerClockS™ family of High Perfor-  
mance Clock Solutions from IDT. The ICS85102I  
has a differential clock input. The CLK0, nCLK0  
Selectable differential CLK0, nCLK0 or LVCMOS inputs  
HiPerClockS™  
CLK0, nCLK0 pair can accept the following differential  
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL  
input pair can accept most standard differential input levels.  
The clock enable is internally synchronized to eliminate runt  
clock pulses on the output during asynchronous assertion/  
deassertion of the clock enable pin.  
CLK1 can accept the following input levels:  
LVCMOS or LVTTL  
Maximum output frequency: 500MHz  
Translates any single-ended input signal to 3.3V  
Guaranteed output and part-to-part skew characteristics  
make the ICS85102I ideal for those applications demanding  
well defined performance and repeatability.  
HCSL levels with resistor bias on nCLK input  
Output skew: 65ps (maximum)  
Part-to-part skew: 600ps (maximum)  
Propagation delay: 3.2ns (maximum)  
Additive phase jitter, RMS: 0.14ps typical @ 250MHz  
3.3V operating supply  
-40°C to 85°C ambient operating temperature  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
CLK_EN  
CLK_SEL  
CLK0  
nCLK0  
CLK1  
nc  
GND  
VDD  
Q0  
nQ0  
Q1  
nQ1  
VDD  
VDD  
Pullup  
CLK_EN  
D
Q
Pulldown  
Pullup/Pulldown  
LE  
CLK0  
nCLK0  
0
1
Q0  
nQ0  
nc  
IREF  
Pulldown  
Pulldown  
CLK1  
Q1  
nQ1  
CLK_SEL  
IREF  
ICS85102I  
16-Lead TSSOP  
4.4mm x 5.0mm x 0.925mm body package  
G Package  
Top View  
IDT/ ICS0.7V HCSL FANOUT BUFFER  
1
ICS85102AGI REV. A JUNE 10, 2008  

与85102AGIT相关器件

型号 品牌 描述 获取价格 数据表
85102E AMPHENOL MIL SERIES CONNECTOR

获取价格

851-02E106P50 ETC SQUARE FLANGE RECEPT. 6 WAYS

获取价格

851-02E1210P50 ETC SQUARE FLANGE RECEPT. 8 WAYS

获取价格

851-02E123P50 ETC SQUARE FLANGE RECEPT. 3 WAYS

获取价格

851-02E1419P50 ETC SQUARE FLANGE RECEPT. 19 WAYS

获取价格

851-02E1626P50 ETC SQUARE FLANGE RECEPT. 26 WAYS

获取价格