5秒后页面跳转
8413S12I-100_16 PDF预览

8413S12I-100_16

更新时间: 2024-12-02 01:07:35
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
33页 915K
描述
Clock Generator for Cavium Processors

8413S12I-100_16 数据手册

 浏览型号8413S12I-100_16的Datasheet PDF文件第2页浏览型号8413S12I-100_16的Datasheet PDF文件第3页浏览型号8413S12I-100_16的Datasheet PDF文件第4页浏览型号8413S12I-100_16的Datasheet PDF文件第5页浏览型号8413S12I-100_16的Datasheet PDF文件第6页浏览型号8413S12I-100_16的Datasheet PDF文件第7页 
Clock Generator for Cavium  
Processors  
8413S12I-100  
Data Sheet  
General Description  
Features  
The 8413S12I-100 is a PLL-based clock generator specifically  
designed for Cavium Networks Octeon II processors. This high  
performance device is optimized to generate the processor core  
reference clock, the PCI-Express reference clocks and the clocks for  
both the Gigabit Ethernet MAC and PHY. The clock generator offers  
ultra low-jitter, low-skew clock outputs, and edge rates that easily  
meet the input requirements for the CN63XX and CN68XX series of  
processors. The output frequencies are generated from a 25MHz  
external input source or an external 25MHz parallel resonant crystal.  
The industrial temperature range of the 8413S12I-100 supports  
telecommunication, networking, and storage requirements.  
Ten 100MHz clocks for PCI Express, HCSL interface levels  
One single-ended QG LVCMOS/LVTTL clock output at 125MHz  
One single-ended QF LVCMOS/LVTTL clock output at 50MHz,  
15output impedance  
Two single-ended QREFx LVCMOS/LVTTL outputs at 25MHz,  
15output impedance  
Selectable external crystal or differential (single-ended) input  
source  
Crystal oscillator interface designed for 25MHz, parallel resonant  
crystal  
Differential CLK, nCLK input pair that can accept: LVPECL, LVDS,  
LVHSTL, HCSL input levels  
Applications  
Systems using Cavium Processors  
CPE Gateway Design  
Home Media Servers  
802.11n AP or Gateway  
Internal resistor bias on nCLK pin allows the user to drive CLK  
input with external single-ended (LVCMOS/ LVTTL) input levels  
Supply Modes, (125MHz QG output and 25MHz QREFx outputs):  
Core / Output  
3.3V / 3.3V  
3.3V / 2.5V  
Soho Secure Gateway  
Soho SME Gateway  
Supply Modes, (HCSL outputs, and 50MHz QF output):  
Wireless Soho and SME VPN Solutions  
Wired and Wireless Network Security  
Web Servers and Exchange Servers  
Core / Output  
3.3V / 3.3V  
-40°C to 85°C ambient operating temperature  
Available in Lead-free (RoHS 6) package  
Pin Assignment  
72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55  
1
2
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
GND  
nc  
nc  
nc  
nc  
nc  
nc  
nc  
nc  
nc  
VDDA  
nc  
nc  
nc  
VDD  
3
IREF  
OE_D  
nQD1  
QD1  
nQD0  
QD0  
VDDO_D  
VDDO_C  
nQC1  
QC1  
nQC0  
QC0  
OE_C  
VDD  
4
5
6
7
8
9
8413S12I-100  
10  
11  
12  
13  
14  
15  
16  
17  
18  
XTAL_IN  
XTAL_OUT  
nc  
REF_SEL  
GND  
GND  
nc  
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36  
72-pin, 10mm x 10mm LQFP Package  
©2016 Integrated Device Technology, Inc.  
1
October 4, 2016  

与8413S12I-100_16相关器件

型号 品牌 获取价格 描述 数据表
8413S12I-126 RENESAS

获取价格

HCSL/LVCMOS Clock Generator
84140 PSEMI

获取价格

Ultra-High Linearity Broadband Quad MOSFET Array
84140-00 PSEMI

获取价格

Ultra-High Linearity UltraCMOS Broadband Quad MOSFET Array
84140000 CRYDOM

获取价格

Trigger Output SSR,
84140-01 PSEMI

获取价格

Ultra-High Linearity UltraCMOS Broadband Quad MOSFET Array
84140010 CRYDOM

获取价格

Dual GN Series
84140-02 PSEMI

获取价格

Ultra-High Linearity UltraCMOS Broadband Quad MOSFET Array
841402DKILF IDT

获取价格

Clock Generator, 400MHz, CMOS, 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD-2/-4,
84140500 CRYDOM

获取价格

Trigger Output SSR,
84140510 CRYDOM

获取价格

Trigger Output SSR,