5秒后页面跳转
8407101SA PDF预览

8407101SA

更新时间: 2023-06-19 15:35:25
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路触发器总线驱动器总线收发器
页数 文件大小 规格书
7页 109K
描述
具有三态输出的八路边沿触发式 D 型触发器 | W | 20 | -55 to 125

8407101SA 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.36系列:HC/UH
JESD-30 代码:R-GDFP-F20长度:13.09 mm
负载电容(CL):150 pF逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
传播延迟(tpd):345 ns认证状态:Not Qualified
座面最大高度:2.54 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:6.92 mm

8407101SA 数据手册

 浏览型号8407101SA的Datasheet PDF文件第2页浏览型号8407101SA的Datasheet PDF文件第3页浏览型号8407101SA的Datasheet PDF文件第4页浏览型号8407101SA的Datasheet PDF文件第5页浏览型号8407101SA的Datasheet PDF文件第6页浏览型号8407101SA的Datasheet PDF文件第7页 
SN54HC374, SN74HC374  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCLS141C – DECEMBER 1982 – REVISED JULY 1998  
SN54HC374 . . . J OR W PACKAGE  
SN74HC374 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
Eight D-Type Flip-Flops in a Single Package  
High-Current 3-State True Outputs Can  
Drive up to 15 LSTTL Loads  
Full Parallel Access for Loading  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
Package Options Include Plastic Shrink  
Small-Outline (DB), Small-Outline (DW),  
Thin Shrink Small-Outline (PW), and  
Ceramic Flat (W) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) DIPs  
17 7D  
16 7Q  
15 6Q  
14 6D  
13 5D  
12 5Q  
11 CLK  
description  
GND 10  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
SN54HC374 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
The eight flip-flops of the ’HC374 devices are  
edge-triggered D-type flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels that were set up at the  
data (D) inputs.  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
15 6Q  
14  
9 10 11 12 13  
6D  
An output-enable (OE) input places the eight  
outputs in either a normal logic state (high or low  
logic levels) or the high-impedance state. In the  
high-impedance state, the outputs neither load  
nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive  
bus lines without interface or pullup components.  
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54HC374 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74HC374 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
L
H or L  
X
X
X
Q
0
H
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1998, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

8407101SA 替代型号

型号 品牌 替代类型 描述 数据表
84071012A TI

完全替代

具有三态输出的八路边沿触发式 D 型触发器 | FK | 20 | -55 to 125
SNJ54HC374W TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54HC374FK TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与8407101SA相关器件

型号 品牌 获取价格 描述 数据表
8407101SC ETC

获取价格

Octal D-Type Flip-Flop
84072012A TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
8407201RA TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
8407201RAS2035 TI

获取价格

HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, 0.300 INCH, CERAMIC, DIP-20
8407201SA TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
8407201SC ETC

获取价格

8-Bit D-Type Latch
84072XXX ETC

获取价格

MICROCIRCUIT, DIGITAL, HIGH-SPEED CMOS, OCTAL TRANSPARENT D-TYPE LATCHES WITH THREE STATE
840730 RICHCO

获取价格

QUICK FIT FUSE COVERS
84073012A TI

获取价格

具有清零端的六路 D 型触发器 | FK | 20 | -55 to 125
84073012C ETC

获取价格

Hex D-Type Flip-Flop