ADVANCE INFORMATION
83C196LC, 83C196LD
CHMOS 16-BIT MICROCONTROLLER
Automotive
■ 22 MHz operation†
■ High-speed event processor array
— Six capture/compare channels
— Two compare-only channels
■ 32 Kbytes of on-chip ROM (LC)
16 Kbytes of on-chip ROM (LD)
■ 1 Kbyte of on-chip register RAM (LC)
— Two 16-bit software timers
384 bytes of on-chip register RAM (LD)
■ Programmable 8- or 16-bit external bus
■ 512 bytes of on-chip code RAM
(LC only)
■ Design enhancements for EMI
reduction
■ Register-to-register architecture
■ Oscillator failure detection circuitry
■ Peripheral transaction server (PTS)
with high-speed, microcoded interrupt
service routines
■ SFR register that indicates the source
of the last reset
■ Full-duplex serial I/O port with
■ Watchdog timer (WDT)
dedicated baud-rate generator
■ Cost reduced replacements for the
■ Enhanced full-duplex, synchronous
87C196JT and 87C196JR.
serial I/O port (SSIO)
12 MHz standard; 18 MHz and 22 MHz are speed
■ –40° C to +125° C ambient temperature
■ 52-pin PLCC package
†
premium
NOTE
This document contains information on products in the sampling and initial production
phases of development. The specifications are subject to change without notice. Verify
with your local Intel sales office that you have the latest datasheet before finalizing a
design.
The 83C196LC, 83C196LD are low-cost, pin-compatible replacements for the existing 87C196JT and
87C196JR, respectively. These products feature an enhanced synchronous serial I/O (SSIO) port for more
flexible communication to other devices. The enhanced SSIO is compatible with Motorola’s Serial Peripheral
Interface (SPI) protocol and National’s Microwire protocol. To optimize die size, the A/D converter was
removed for use in those applications that use an off-chip A/D converter.
®
The MCS 96 microcontroller family members are all high-performance microcontrollers with 16-bit CPUs.
The 83C196LC, 83C196LD are composed of a high-speed core with the following peripherals: an
asynchronous/synchronous serial I/O port (8096 compatible) with a dedicated 16-bit baud-rate generator; an
additional synchronous serial I/O port with full duplex master/slave transceivers; a flexible timer/counter
structure with prescaler, cascading, and quadrature capabilities; six modularized, multiplexed high-speed I/O
for capture and compare (called event processor array) with 200 ns resolution and double buffered inputs;
and a sophisticated, prioritized interrupt structure with programmable peripheral transaction server (PTS).
The 83C196LC has the highest memory density of the 52-pin MCS 96 microcontroller family, with 32 Kbytes
of on-chip ROM, 1 Kbyte of on-chip register RAM, and 512 bytes of code RAM. The high memory integration
of the 83C196LC supports high functionality in a low pin-count package and the use of the C programming
language.
COPYRIGHT © INTEL CORPORATION, 1996
December 1996
Order Number: 272805-001
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
