5秒后页面跳转
8302001RA PDF预览

8302001RA

更新时间: 2024-01-15 08:40:47
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
10页 140K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

8302001RA 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.62Is Samacsys:N
系列:ALSJESD-30 代码:R-GDFP-F20
长度:13.09 mm逻辑集成电路类型:BUS DRIVER
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
峰值回流温度(摄氏度):NOT APPLICABLE传播延迟(tpd):29 ns
座面最大高度:2.54 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT APPLICABLE宽度:6.92 mm
Base Number Matches:1

8302001RA 数据手册

 浏览型号8302001RA的Datasheet PDF文件第2页浏览型号8302001RA的Datasheet PDF文件第3页浏览型号8302001RA的Datasheet PDF文件第4页浏览型号8302001RA的Datasheet PDF文件第5页浏览型号8302001RA的Datasheet PDF文件第6页浏览型号8302001RA的Datasheet PDF文件第7页 
SN54ALS373A, SN54AS373, SN74ALS373A, SN74AS373  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SDAS083C – APRIL 1982 – REVISED MARCH 2002  
SN54ALS373A, . . . J OR W PACKAGE  
SN54AS373 . . . J PACKAGE  
SN74ALS373A, SN74AS373 . . . DW, N, OR NS PACKAGE  
(TOP VIEW)  
Eight Latches in a Single Package  
3-State Bus-Driving True Outputs  
Full Parallel Access for Loading  
Buffered Control Inputs  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
pnp Inputs Reduce dc Loading on Data  
Lines  
8Q  
8D  
7D  
7Q  
6Q  
6D  
description  
These octal transparent D-type latches feature  
3-state outputs designed specifically for driving  
highly capacitive or relatively low-impedance  
loads. They are particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
13 5D  
12 5Q  
11  
GND  
LE  
SN54ALS373A, SN54AS373 . . . FK PACKAGE  
(TOP VIEW)  
While the latch-enable (LE) input is high, the Q  
outputs follow the data (D) inputs. When LE is  
taken low, the Q outputs are latched at the logic  
levels set up at the D inputs.  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low) or a high-impedance state. In  
the high-impedance state, the outputs neither  
load nor drive the bus lines significantly. The  
high-impedance state and the increased drive  
provide the capability to drive bus lines without  
interface or pullup components.  
3
2
1
20 19  
18  
8D  
7D  
7Q  
6Q  
6D  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
OE does not affect internal operations of the  
latches. Old data can be retained or new data can  
be entered while the outputs are off.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与8302001RA相关器件

型号 品牌 描述 获取价格 数据表
8302001RX ETC 8-Bit D-Type Latch

获取价格

8302001SA TI OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

获取价格

8302001SX ETC 8-Bit D-Type Latch

获取价格

83020022A TI OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格

83020022X ETC Octal D-Type Flip-Flop

获取价格

8302002RA TI OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格