5秒后页面跳转
捷配首页

Datasheet > 80VA
80VA PDF预览

80VA

更新时间： 2024-01-18 15:55:40
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
27页 346K
描述
In-System Programmable 3.3V Generic Digital CrosspointTM

阅读下载

中文翻译

获取价格

80VA 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active包装说明：ROHS COMPLIANT
Reach Compliance Code：unknown风险等级：5.44
主体/外壳类型：RECEPTACLE连接器类型：BOARD STACKING CONNECTOR
联系完成配合：GOLD OVER NICKEL联系完成终止：Tin (Sn)
触点性别：FEMALE触点材料：PHOSPHOR BRONZE
DIN 符合性：NO滤波功能：NO
IEC 符合性：NOJESD-609代码：e3
MIL 符合性：NO插接信息：MULTIPLE MATING PARTS AVAILABLE
混合触点：NO安装方式：STRAIGHT
安装类型：BOARD装载的行数：2
选件：GENERAL PURPOSE端子节距：0.4 mm
端接类型：SURFACE MOUNT触点总数：80
UL 易燃性代码：94V-0Base Number Matches：1

80VA 数据手册

 浏览型号80VA的Datasheet PDF文件第2页浏览型号80VA的Datasheet PDF文件第3页浏览型号80VA的Datasheet PDF文件第4页浏览型号80VA的Datasheet PDF文件第5页浏览型号80VA的Datasheet PDF文件第6页浏览型号80VA的Datasheet PDF文件第7页 
TM  
ispGDX 80VA  
In-System Programmable  
TM  
3.3V Generic Digital Crosspoint  
Features  
Functional Block Diagram  
• IN-SYSTEM PROGRAMMABLE GENERIC DIGITAL  
CROSSPOINT FAMILY  
ISP  
Control  
I/O Pins D  
— Advanced Architecture Addresses Programmable  
PCB Interconnect, Bus Interface Integration and  
Jumper/Switch Replacement  
— “Any Input to Any Output” Routing  
— Fixed HIGH or LOW Output Option for Jumper/DIP  
Switch Emulation  
— Space-Saving PQFP and BGA Packaging  
— Dedicated IEEE 1149.1-Compliant Boundary Scan  
Test  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
Global Routing  
Pool  
I/O  
Cells  
I/O  
Cells  
(GRP)  
— 3.3V Core Power Supply  
— 3.5ns Input-to-Output/3.5ns Clock-to-Output Delay  
— 250MHz Maximum Clock Frequency  
— TTL/3.3V/2.5V Compatible Input Thresholds and  
Output Levels (Individually Programmable)  
— Low-Power: 16.5mA Quiescent Icc  
Boundary  
Scan  
Control  
— 24mA I  
Drive with Programmable Slew Rate  
I/O Pins B  
OL  
Control Option  
— PCI Compatible Drive Capability  
— Schmitt Trigger Inputs for Noise Immunity  
— Electrically Erasable and Reprogrammable  
— Non-Volatile E2CMOS Technology  
Description  
The ispGDXVA architecture provides a family of fast,  
flexible programmable devices to address a variety of  
system-level digital signal routing and interface require-  
ments including:  
• ispGDXV™ OFFERS THE FOLLOWING ADVANTAGES  
— 3.3V In-System Programmable Using Boundary Scan  
Test Access Port (TAP)  
— Change Interconnects in Seconds  
• FLEXIBLE ARCHITECTURE  
• Multi-Port Multiprocessor Interfaces  
— Combinatorial/Latched/Registered Inputs or Outputs  
— Individual I/O Tri-state Control with Polarity Control  
— Dedicated Clock/Clock Enable Input Pins (two) or  
Programmable Clocks/Clock Enables from I/O Pins (20)  
— Single Level 4:1 Dynamic Path Selection (Tpd = 3.5ns)  
— Programmable Wide-MUX Cascade Feature  
Supports up to 16:1 MUX  
• Wide Data and Address Bus Multiplexing  
(e.g. 16:1 High-Speed Bus MUX)  
• Programmable Control Signal Routing  
(e.g. Interrupts, DMAREQs, etc.)  
• Board-Level PCB Signal Routing for Prototyping or  
Programmable Bus Interfaces  
— Programmable Pull-ups, Bus Hold Latch and Open  
Drain on I/O Pins  
— Outputs Tri-state During Power-up (“Live Insertion”  
Friendly)  
The devices feature fast operation, with input-to-output  
signaldelays(Tpd)of3.5nsandclock-to-outputdelaysof  
3.5ns.  
• DESIGN SUPPORT THROUGH LATTICE’S ispGDX  
DEVELOPMENT SOFTWARE  
— MS Windows or NT / PC-Based or Sun O/S  
— Easy Text-Based Design Entry  
— Automatic Signal Routing  
— Program up to 100 ISP Devices Concurrently  
— Simulator Netlist Generation for Easy Board-Level  
Simulation  
The architecture of the devices consists of a series of  
programmableI/OcellsinterconnectedbyaGlobalRout-  
ing Pool (GRP). All I/O pin inputs enter the GRP directly  
or are registered or latched so they can be routed to the  
required I/O outputs. I/O pin inputs are defined as four  
sets (A,B,C,D) which have access to the four MUX inputs  
Copyright © 2000 Lattice Semiconductor Corporation. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein  
are subject to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8037; http://www.latticesemi.com  
September 2000  
gdx80va_02  
1
1234567...27

中文翻译

下载PDF

与80VA相关器件

型号 品牌 获取价格 描述 数据表
80VXG1000MEFCSN22X30 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1200MEFCSN22X35 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1200MEFCSN25X25 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1500MEFCSN22X40 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 80V, 20% +Tol, 20% -Tol, 1500u
80VXG1500MEFCSN25X30 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1500MEFCSN30X25 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1800MEFCSN22X45 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series
80VXG1800MEFCSN25X35 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 80V, 20% +Tol, 20% -Tol, 1800u
80VXG1800MEFCSN30X25 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 80V, 20% +Tol, 20% -Tol, 1800u
80VXG2200MEFCSN25X45 RUBYCON

获取价格

 		Aluminum Electrolytic Capacitors SNAP-IN TYPE VXG Series

与80VA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证