5秒后页面跳转
74VHC595 PDF预览

74VHC595

更新时间: 2024-01-25 08:57:34
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器
页数 文件大小 规格书
9页 86K
描述
8-Bit Shift Register with Output Latches

74VHC595 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP16,.3Reach Compliance Code:compliant
风险等级:5.84计数方向:RIGHT
JESD-30 代码:R-PDSO-G16最大频率@ Nom-Sup:50000000 Hz
位数:8功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
电源:2/5.5 V认证状态:Not Qualified
子类别:Shift Registers表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

74VHC595 数据手册

 浏览型号74VHC595的Datasheet PDF文件第2页浏览型号74VHC595的Datasheet PDF文件第3页浏览型号74VHC595的Datasheet PDF文件第4页浏览型号74VHC595的Datasheet PDF文件第5页浏览型号74VHC595的Datasheet PDF文件第6页浏览型号74VHC595的Datasheet PDF文件第7页 
August 1993  
Revised April 1999  
74VHC595  
8-Bit Shift Register with Output Latches  
An input protection circuit insures that 0V to 7V can be  
applied to the input pins without regard to the supply volt-  
age. This device can be used to interface 5V to 3V systems  
and two supply systems such as battery backup. This cir-  
cuit prevents device destruction due to mismatched supply  
and input voltages.  
General Description  
The VHC595 is an advanced high-speed CMOS Shift Reg-  
ister fabricated with silicon gate CMOS technology. It  
achieves the high-speed operation similar to equivalent  
Bipolar Schottky TTL while maintaining the CMOS low  
power dissipation.  
This device contains an 8-bit serial-in, parallel-out shift reg-  
ister that feeds an 8-bit D-type storage register. The stor-  
age register has eight 3-STATE outputs. Separate clocks  
are provided for both the shift register and the storage reg-  
ister. The shift register has a direct-overriding clear, serial  
input, and serial output (standard) pins for cascading. Both  
the shift register and storage register use positive-edge  
triggered clocks. If both clocks are connected together, the  
shift register state will always be one clock pulse ahead of  
the storage register.  
Features  
High Speed: tPD = 5.4 ns (typ) at VCC = 5V  
Low power dissipation: ICC = 4 µA (max) at TA = 25°C  
High noise immunity: VNIH = VNIL = 28% VCC (min)  
Power down protection is provided on all inputs  
Low noise: VOLP = 0.9V (typ)  
Pin and function compatible with 74HC595  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC595M  
74VHC595SJ  
74VHC595MTC  
74VHC595N  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
© 1999 Fairchild Semiconductor Corporation  
DS011640.prf  
www.fairchildsemi.com  

与74VHC595相关器件

型号 品牌 获取价格 描述 数据表
74VHC595_07 FAIRCHILD

获取价格

8-Bit Shift Register with Output Latches
74VHC595BQ NXP

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHC595BQ NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction
74VHC595BQ-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHC595BQ-Q100 NXP

获取价格

IC AHC/VHC/H/U/V SERIES, 8-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PQC
74VHC595D NXP

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHC595D NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction
74VHC595D-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHC595FT TOSHIBA

获取价格

8-bit Shift Register, TSSOP16B
74VHC595M ROCHESTER

获取价格

AHC/VHC SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16, 0.