5秒后页面跳转
74VHC573TTR PDF预览

74VHC573TTR

更新时间: 2024-01-09 02:51:57
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 输出元件
页数 文件大小 规格书
14页 293K
描述
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

74VHC573TTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.2系列:AHC/VHC
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.008 A
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:11 ns传播延迟(tpd):17.5 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:4.4 mmBase Number Matches:1

74VHC573TTR 数据手册

 浏览型号74VHC573TTR的Datasheet PDF文件第2页浏览型号74VHC573TTR的Datasheet PDF文件第3页浏览型号74VHC573TTR的Datasheet PDF文件第4页浏览型号74VHC573TTR的Datasheet PDF文件第5页浏览型号74VHC573TTR的Datasheet PDF文件第6页浏览型号74VHC573TTR的Datasheet PDF文件第7页 
74VHC573  
OCTAL D-TYPE LATCH  
WITH 3 STATE OUTPUTS NON INVERTING  
HIGH SPEED: t = 5.0 ns (TYP.) at V = 5V  
PD CC  
LOW POWER DISSIPATION:  
I
= 4 µA (MAX.) at T =25°C  
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
POWER DOWN PROTECTION ON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
SOP  
TSSOP  
|I | = I = 8 mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
Table 1: Order Codes  
PACKAGE  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 5.5V  
T & R  
V
CC  
SOP  
74VHC573MTR  
74VHC573TTR  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 573  
TSSOP  
IMPROVED LATCH-UP IMMUNITY  
LOW NOISE: V  
= 0.9V (MAX.)  
precisely at the logic level of D input data. While  
the (OE) input is low, the 8 outputs will be in a  
normal logic state (high or low logic level) and  
while (OE) is in high level, the outputs will be in a  
high impedance state.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface 5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
OLP  
DESCRIPTION  
The 74VHC573 is an advanced high-speed  
CMOS OCTAL D-TYPE LATCH with 3 STATE  
OUTPUTS NON INVERTING fabricated with  
sub-micron silicon gate and double-layer metal  
2
wiring C MOS technology.  
These 8 bit D-Type latch are controlled by a latch  
enable input (LE) and an output enable input (OE).  
While the LE inputs is held at a high level, the Q  
outputs will follow the data input precisely. When  
the LE is taken low, the Q outputs will be latched  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 5  
1/14  
November 2004  

74VHC573TTR 替代型号

型号 品牌 替代类型 描述 数据表
MC74VHC573DTR2G ONSEMI

功能相似

Octal D-Type Latch with 3-State Output
74VHC573MTCX FAIRCHILD

功能相似

Octal D-Type Latch with 3-STATE Outputs
74VHC573MTC FAIRCHILD

功能相似

Octal D-Type Latch with 3-STATE Outputs

与74VHC573TTR相关器件

型号 品牌 获取价格 描述 数据表
74VHC574 STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
74VHC574 FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC574_04 STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUTS NON INVERTING
74VHC574FT TOSHIBA

获取价格

74VHC Series
74VHC574M FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC574M ONSEMI

获取价格

带 3 态输出的八路 D 型触发器
74VHC574M STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
74VHC574MSCX FAIRCHILD

获取价格

Bus Driver, AHC/VHC Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20
74VHC574MTC FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC574MTC TI

获取价格

AHC/VHC SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, TSSOP-20