5秒后页面跳转
74VHC373N PDF预览

74VHC373N

更新时间: 2024-11-05 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 107K
描述
Octal D-Type Latch with 3-STATE Outputs

74VHC373N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, PLASTIC, MS-001, DIP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.29
Is Samacsys:N系列:AHC/VHC
JESD-30 代码:R-PDIP-T20长度:26.075 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.008 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/5.5 V
Prop。Delay @ Nom-Sup:10.5 ns传播延迟(tpd):16.5 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

74VHC373N 数据手册

 浏览型号74VHC373N的Datasheet PDF文件第2页浏览型号74VHC373N的Datasheet PDF文件第3页浏览型号74VHC373N的Datasheet PDF文件第4页浏览型号74VHC373N的Datasheet PDF文件第5页浏览型号74VHC373N的Datasheet PDF文件第6页浏览型号74VHC373N的Datasheet PDF文件第7页 
February 1993  
Revised April 2005  
74VHC373  
Octal D-Type Latch with 3-STATE Outputs  
General Description  
Features  
The VHC373 is an advanced high speed CMOS octal D-  
type latch with 3-STATE output fabricated with silicon gate  
CMOS technology. It achieves the high speed operation  
similar to equivalent Bipolar Schottky TTL while maintain-  
ing the CMOS low power dissipation. This 8-bit D-type  
latch is controlled by a latch enable input (LE) and an out-  
put enable input (OE). The latches appear transparent to  
data when latch enable (LE) is HIGH. When LE is LOW, the  
data that meets the setup time is LATCHED. When the OE  
input is HIGH, the eight outputs are in a high impedance  
state.  
High Speed: tPD 5.0 ns (typ) @ VCC 5V  
High Noise Immunity: VNIH VNIL 28% VCC (Min)  
Power Down Protection is provided on all inputs  
Low Noise: VOLP 0.6V (typ)  
Low Power Dissipation: ICC  
4 A (Max) @ TA 25 C  
Pin and Function Compatible with 74HC373  
An input protection circuit ensures that 0V to 7V can be  
applied to the input pins without regard to the supply volt-  
age. This device can be used to interface 5V to 3V systems  
and two supply systems such as battery back up. This cir-  
cuit prevents device destruction due to mismatched supply  
and input voltages.  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC373M  
74VHC373SJ  
74VHC373MTC  
74VHC373N  
M20B  
M20D  
MTC20  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
© 2005 Fairchild Semiconductor Corporation  
DS011555  
www.fairchildsemi.com  

74VHC373N 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC373NE4 TI

功能相似

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74VHC373N相关器件

型号 品牌 获取价格 描述 数据表
74VHC373SJ FAIRCHILD

获取价格

Octal D-Type Latch with 3-STATE Outputs
74VHC373SJ_07 FAIRCHILD

获取价格

Octal D-Type Latch with 3-STATE Outputs
74VHC373SJX ETC

获取价格

8-Bit D-Type Latch
74VHC373T STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING
74VHC373TTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING
74VHC374 STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
74VHC374 FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs
74VHC374_04 STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUTS NON INVERTING
74VHC374FT TOSHIBA

获取价格

Octal D-Type Flip-Flop, TSSOP20B
74VHC374M FAIRCHILD

获取价格

Octal D-Type Flip-Flop with 3-STATE Outputs