5秒后页面跳转
74VHC32SJ PDF预览

74VHC32SJ

更新时间: 2024-11-04 22:39:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 79K
描述
Quad 2-Input OR Gate

74VHC32SJ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:5.30 MM, LEAD FREE, EIAJ TYPE2, SOP-14针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:6.92Is Samacsys:N
系列:AHC/VHCJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:OR GATE
最大I(ol):0.008 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:RAIL峰值回流温度(摄氏度):260
电源:2/5.5 VProp。Delay @ Nom-Sup:8.5 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:2.1 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.3 mmBase Number Matches:1

74VHC32SJ 数据手册

 浏览型号74VHC32SJ的Datasheet PDF文件第2页浏览型号74VHC32SJ的Datasheet PDF文件第3页浏览型号74VHC32SJ的Datasheet PDF文件第4页浏览型号74VHC32SJ的Datasheet PDF文件第5页浏览型号74VHC32SJ的Datasheet PDF文件第6页 
November 1992  
Revised March 1999  
74VHC32  
Quad 2-Input OR Gate  
General Description  
Features  
The VHC32 is an advanced high speed CMOS 2-Input OR  
Gate fabricated with silicon gate CMOS technology. It  
achieves the high speed operation similar to equivalent  
Bipolar Schottky TTL while maintaining the CMOS low  
power dissipation.  
High Speed:  
t
PD = 3.8 ns (typ) at VCC = 5V  
Low Power Dissipation:  
CC = 2 µA (Max) at TA = 25°C  
I
The internal circuit is composed of 4 stages including buffer  
output, which provide high noise immunity and stable out-  
put. An input protection circuit ensures that 0V to 7V can be  
applied to the input pins without regard to the supply volt-  
age. This device can be used to interface 5V to 3V systems  
and two supply systems such as battery back up. This cir-  
cuit prevents device destruction due to mismatched supply  
and input voltages.  
High Noise Immunity: VNIH = VNIL = 28% VCC (Min)  
Power down protection is provided on all inputs  
Low Noise: VOLP = 0.8V (Max)  
Pin and Function Compatible with 74HC32  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC32M  
74VHC32SJ  
74VHC32MTC  
74VHC32N  
M14A  
M14D  
MTC14  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Truth Table  
Pin Descriptions  
A
H
L
B
H
H
L
O
H
H
H
L
Pin Names  
Description  
Inputs  
Outputs  
An, Bn  
On  
H
L
L
© 1999 Fairchild Semiconductor Corporation  
DS011518.prf  
www.fairchildsemi.com  

与74VHC32SJ相关器件

型号 品牌 获取价格 描述 数据表
74VHC32SJX FAIRCHILD

获取价格

OR Gate, AHC/VHC Series, 4-Func, 2-Input, CMOS, PDSO14, 5.30 MM, LEAD FREE, EIAJ TYPE2, SO
74VHC32SJX TI

获取价格

AHC/VHC SERIES, QUAD 2-INPUT OR GATE, PDSO14, 0.300 INCH, EIAJ, PLASTIC, SOIC-14
74VHC32SJX_NL FAIRCHILD

获取价格

OR Gate, CMOS, PDSO14,
74VHC32T STMICROELECTRONICS

获取价格

QUAD 2-INPUT OR GATE
74VHC32TTR STMICROELECTRONICS

获取价格

QUAD 2-INPUT OR GATE
74VHC373 STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING
74VHC373 FAIRCHILD

获取价格

Octal D-Type Latch with 3-STATE Outputs
74VHC373_04 STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING
74VHC373_07 FAIRCHILD

获取价格

Octal D-Type Latch with 3-STATE Outputs
74VHC373FT TOSHIBA

获取价格

Octal D-Type Latch, TSSOP20B