5秒后页面跳转
74VHC240N PDF预览

74VHC240N

更新时间: 2024-11-05 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 100K
描述
Octal Buffer/Line Driver with 3-STATE Outputs

74VHC240N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, PLASTIC, MS-001, DIP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.3
Is Samacsys:N控制类型:ENABLE LOW
系列:AHC/VHCJESD-30 代码:R-PDIP-T20
长度:26.075 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.008 A
位数:4功能数量:2
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/5.5 VProp。Delay @ Nom-Sup:8.5 ns
传播延迟(tpd):12.5 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

74VHC240N 数据手册

 浏览型号74VHC240N的Datasheet PDF文件第2页浏览型号74VHC240N的Datasheet PDF文件第3页浏览型号74VHC240N的Datasheet PDF文件第4页浏览型号74VHC240N的Datasheet PDF文件第5页浏览型号74VHC240N的Datasheet PDF文件第6页浏览型号74VHC240N的Datasheet PDF文件第7页 
October 1992  
Revised April 2005  
74VHC240  
Octal Buffer/Line Driver with 3-STATE Outputs  
General Description  
Features  
The VHC240 is an advanced high speed CMOS octal bus  
buffer fabricated with silicon gate CMOS technology. It  
achieves high speed operation similar to equivalent Bipolar  
Schottky TTL while maintaining the CMOS low power dissi-  
pation. The VHC240 is an inverting 3-STATE buffer having  
two active-LOW output enables. This device is designed to  
drive buslines or buffer memory address registers.  
High Speed: tPD 3.6ns (typ) at TA 25 C  
Low power dissipation: ICC  
4 A (max) @ TA 25 C  
High noise immunity: VNIH VNIL 28% VCC (min)  
Power down protection is provided on all inputs  
Low noise: VOLP 0.9V (max)  
Pin and function compatible with 74HC240  
An input protection circuit ensures that 0V to 7V can be  
applied to the input pins without regard to the supply volt-  
age. This device can be used to interface 5V to 3V systems  
and two supply systems such as battery backup. This cir-  
cuit prevents device destruction due to mismatched supply  
and input voltages.  
Ordering Code:  
Order Number Package Number  
Package Description  
74VHC240M  
74VHC240SJ  
74VHC240MTC  
74VHC240N  
M20B  
M20D  
MTC20  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
© 2005 Fairchild Semiconductor Corporation  
DS011506  
www.fairchildsemi.com  

74VHC240N 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC240N TI

功能相似

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与74VHC240N相关器件

型号 品牌 获取价格 描述 数据表
74VHC240SJ ROCHESTER

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 5.30 MM, LEAD FREE, EIAJ TYPE2
74VHC240SJ FAIRCHILD

获取价格

Octal Buffer/Line Driver with 3-STATE Outputs
74VHC240SJX ROCHESTER

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, 5.30 MM, LEAD FREE, EIAJ TYPE2
74VHC240T STMICROELECTRONICS

获取价格

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS INVERTED
74VHC240TTR STMICROELECTRONICS

获取价格

AHC/VHC SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20, TSSOP-20
74VHC240TTR FAIRCHILD

获取价格

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
74VHC244 STMICROELECTRONICS

获取价格

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED
74VHC244 FAIRCHILD

获取价格

Octal Buffer/Line Driver with 3-STATE Outputs
74VHC244 NEXPERIA

获取价格

Octal buffer/line driver; 3-state
74VHC244_04 STMICROELECTRONICS

获取价格

OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)