5秒后页面跳转
74VHC139TTR PDF预览

74VHC139TTR

更新时间: 2024-11-24 03:15:39
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 解码器驱动器解复用器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 297K
描述
DUAL 2 TO 4 DECODER/DEMULTIPLEXER

74VHC139TTR 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP, TSSOP16,.25
针数:16Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.12Is Samacsys:N
系列:AHC/VHC输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.008 A
湿度敏感等级:1功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:2/5.5 V
Prop。Delay @ Nom-Sup:10.5 ns传播延迟(tpd):16.5 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

74VHC139TTR 数据手册

 浏览型号74VHC139TTR的Datasheet PDF文件第2页浏览型号74VHC139TTR的Datasheet PDF文件第3页浏览型号74VHC139TTR的Datasheet PDF文件第4页浏览型号74VHC139TTR的Datasheet PDF文件第5页浏览型号74VHC139TTR的Datasheet PDF文件第6页浏览型号74VHC139TTR的Datasheet PDF文件第7页 
74VHC139  
DUAL 2 TO 4 DECODER/DEMULTIPLEXER  
HIGH SPEED: t = 5.0 ns (TYP.) at V = 5V  
PD CC  
LOW POWER DISSIPATION:  
I
= 4 µA (MAX.) at T =25°C  
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
POWER DOWN PROTECTION ON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
SOP  
TSSOP  
|I | = I = 8 mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
Table 1: Order Codes  
PACKAGE  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 5.5V  
T & R  
V
CC  
SOP  
74VHC139MTR  
74VHC139TTR  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 139  
IMPROVED LATCH-UP IMMUNITY  
TSSOP  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface 5V to 3V.  
DESCRIPTION  
The 74VHC139 is an advanced high-speed  
CMOS DUAL  
2
TO  
4
LINE DECODER/  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DEMULTIPLEXER fabricated with sub-micron  
silicon gate and double-layer metal wiring C MOS  
technology.  
The active low enable input can be used for gating  
or as a data input for demultiplexing applications.  
While the enable input is held high, all four outputs  
are high independently of the other inputs.  
2
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 4  
1/12  
November 2004  

与74VHC139TTR相关器件

型号 品牌 获取价格 描述 数据表
74VHC14 STMICROELECTRONICS

获取价格

HEX SCHMITT INVERTER
74VHC14 FAIRCHILD

获取价格

Hex Schmitt Inverter
74VHC14 NEXPERIA

获取价格

Hex inverting Schmitt trigger
74VHC14_07 FAIRCHILD

获取价格

HEX SCHMITT inverter
74VHC14_10 FAIRCHILD

获取价格

74VHC14 Hex Schmitt Inverter
74VHC14_99 FAIRCHILD

获取价格

Hex Schmitt Inverter
74VHC14BQ NXP

获取价格

AHC/VHC/H/U/V SERIES, HEX 1-INPUT INVERT GATE, PQCC14, 2.5 X 3 X 0.85 MM, PLASTIC, MO-241,
74VHC14BQ NEXPERIA

获取价格

Hex inverting Schmitt trigger
74VHC14BQ,115 NXP

获取价格

74VHC(T)14 - Hex inverting Schmitt trigger QFN 14-Pin
74VHC14D NEXPERIA

获取价格

Hex inverting Schmitt trigger