Datasheet > 逻辑 > 总线驱动器/收发器> 74VCXR162601

74VCXR162601

更新时间： 2024-09-14 22:49:51

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		总线收发器
页数	文件大小	规格书
7页	63K
描述
Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs and 26ヘ Series Resistors in the Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74VCXR162601 数据手册

August 1998

Revised April 1999

74VCXR162601

Low Voltage 18-Bit Universal Bus Transceivers with 3.6V

Tolerant Inputs and Outputs and 26Ω Series Resistors in

the Outputs

General Description

The VCXR162601, 18-bit universal bus transceiver, com-

bines D-type latches and D-type flip-flops to allow data flow

in transparent, latched, and clocked modes.

Features

■ 1.65–3.6V V_CCsupply operation

■ 3.6V tolerant inputs and outputs

■ 26Ω series resistors on both the A and B Port outputs.

■ t_PD(A to B, B to A)

Data flow in each direction is controlled by output-enable

(OEAB and OEBA), latch-enable (LEAB and LEBA), and

clock (CLKAB and CLKBA) inputs. The clock can be con-

trolled by the clock-enable (CLKENAB and CLKENBA)

inputs. For A-to-B data flow, the device operates in the

transparent mode when LEAB is HIGH. When LEAB is

LOW, the A data is latched if CLKAB is held at a HIGH-to-

LOW logic level. If LEAB is LOW, the A bus data is stored

in the latch/flip-flop on the LOW-to-HIGH transition of

CLKAB. Output-enable OEAB is active-LOW. When OEAB

is HIGH, the outputs are in the high-impedance state.

3.8 ns max for 3.0V to 3.6V V_CC

4.6 ns max for 2.3V to 2.7V V_CC

9.2 ns max for 1.65V to 1.95V V_CC

■ Power-down HIGH impedance inputs and outputs

■ Supports live insertion/withdrawal (Note 1)

■ Static Drive (I_OH/I_OL

)

±12 mA @ 3.0V V_CC

±8 mA @ 2.3V V_CC

±3 mA @ 1.65V V_CC

Data flow for B to A is similar to that of A to B but uses

OEBA, LEBA, CLKBA and CLKENBA.

The 74VCXR162601 is designed for low voltage (1.65V to

3.6V) V_CCapplications with I/O compatibility up to 3.6V.

■ Uses patented noise/EMI reduction circuitry

■ Latchup performance exceeds 300 mA

■ ESD performance:

The VCXR162601 is also designed with 26Ω series resis-

tors on both the A and B Port outputs. This design reduces

line noise in applications such as memory address drivers,

clock drivers, and bus transceivers/transmitters.

Human body model > 2000V

Machine model >200V

Note 1: To ensure the high-impedance state during power up or power

down, OE should be tied to V

through a pull-up resistor; the minimum

value of the resistor is determined by the current-sourcing capability of the

driver.

Ordering Code:

Order Number

Package Number

Package Description

74VCXR162601MTD

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS500171.prf

www.fairchildsemi.com

12 3 4 5 6 7

中文翻译

下载PDF

与74VCXR162601相关器件

型号	品牌	获取价格	描述	数据表
74VCXR162601_04	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers
74VCXR162601MTD	FAIRCHILD	获取价格	Low Voltage 18-Bit Universal Bus Transceivers
74VCXR162601MTDX	FAIRCHILD	获取价格	18-Bit Bus Transceiver
74VCXR162601MTX	FAIRCHILD	获取价格	Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56,
74VHC00	STMICROELECTRONICS	获取价格	QUAD 2-INPUT NAND GATE
74VHC00	FAIRCHILD	获取价格	Quad 2-Input NAND Gate
74VHC00_04	STMICROELECTRONICS	获取价格	QUAD 2-INPUT NAND GATE
74VHC00_08	FAIRCHILD	获取价格	Quad 2-Input NAND Gate
74VHC00FT	TOSHIBA	获取价格	Quad 2-Input/NAND, TSSOP14B
74VHC00M	STMICROELECTRONICS	获取价格	QUAD 2-INPUT NAND GATE

与74VCXR162601相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

84
AIC1781A 电池充电控制器深度解析
2024-09-03

78

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCXR162601

74VCXR162601 数据手册

与74VCXR162601相关器件

与74VCXR162601相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCXR162601

74VCXR162601 数据手册

与74VCXR162601相关器件

与74VCXR162601相关文章

您还可以找

您在本页遇到什么问题？