74VCX16839

更新时间： 2024-11-05 22:45:59

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
7页	64K
描述
Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74VCX16839 数据手册

July 1997

Revised April 1999

74VCX16839

Low Voltage 20-Bit Selectable Register/Buffer with 3.6V

Tolerant Inputs and Outputs

General Description

Features

■ Compatible with PC100 and PC133 DIMM module

The VCX16839 contains twenty non-inverting selectable

buffered or registered paths. The device can be configured

to operate in a registered, or flow through buffer mode by

utilizing the register enable (REGE) and Clock (CP) sig-

nals. The device operates in a 20-bit word wide mode. All

outputs can be placed into 3-STATE through use of the OE

pin. These devices are ideally suited for buffered or regis-

tered 168 pin and 200 pin SDRAM DIMM memory mod-

ules.

specifications

■ 1.65V–3.6V V_CCsupply operation

■ 3.6V tolerant inputs and outputs

■ t_PD(CP to O_n)

3.2 ns max for 3.0V to 3.6V V_CC

4.4 ns max for 2.3V to 2.7V V_CC

8.8 ns max for 1.65V to 1.95V V_CC

The 74VCX16839 is designed for low voltage (1.65V to

3.6V) V_CCapplications with I/O compatibility up to 3.6V.

■ Power-off high impedance inputs and outputs

■ Supports live insertion and withdrawal (Note 1)

The 74VCX16839 is fabricated with an advanced CMOS

technology to achieve high speed operation while maintain-

ing low CMOS power dissipation.

■ Static Drive (I_OH/I_OL

)

±24 mA @ 3.0V V_CC

±18 mA @ 2.3V V_CC

±6 mA @ 1.65V V_CC

■ Uses patented noise/EMI reduction circuitry

■ Latch-up performance exceeds 300 mA

■ ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power

down, OE should be tied to V

through a pull-up resistor; the minimum

value of the resistor is determined by the current-sourcing capability of the

driver.

Ordering Code:

Order Number Package Number

Package Descriptions

74VCX16839MTD

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names

Description

Output Enable Input (Active LOW)

Inputs

I₀–I₁₉

O₀–O₁₉

Outputs

Clock Pulse Input

REGE

DS500105.prf

www.fairchildsemi.com

12 3 4 5 6 7

中文翻译

下载PDF

与74VCX16839相关器件

型号	品牌	获取价格	描述	数据表
74VCX16839MTD	FAIRCHILD	获取价格	Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs
74VCX16839MTDX	ETC	获取价格	Buffer/Flip-Flop
74VCX16839MTDX_NL	FAIRCHILD	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 20-Bit, True Output, CMOS, PDSO56, 6.10 MM, MO-153,
74VCX16841	FAIRCHILD	获取价格	Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16841_04	FAIRCHILD	获取价格	Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16841MEA	FAIRCHILD	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 10-Bit, True Output, CMOS, PDSO56
74VCX16841MEAX	FAIRCHILD	获取价格	暂无描述
74VCX16841MTD	FAIRCHILD	获取价格	Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs
74VCX16841MTDX	FAIRCHILD	获取价格	10-Bit D-Type Latch
74VCX2245	FAIRCHILD	获取价格	Low Voltage Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26W Series

与74VCX16839相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCX16839

74VCX16839 数据手册

与74VCX16839相关器件

与74VCX16839相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74VCX16839

74VCX16839 数据手册

与74VCX16839相关器件

与74VCX16839相关文章

您还可以找

您在本页遇到什么问题？