Datasheet > 逻辑 > 栅极> 74V2G08

74V2G08

更新时间： 2024-09-30 22:16:47

品牌	Logo	应用领域
意法半导体 - STMICROELECTRONICS		输入元件
页数	文件大小	规格书
7页	130K
描述
DUAL 2-INPUT AND GATE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74V2G08 数据手册

74V2G08

DUAL 2-INPUT AND GATE

■

HIGH SPEED: t = 3.8ns (TYP.) at V = 5V

PD CC

LOW POWER DISSIPATION:

= 1µA(MAX.) at T = 25°C

■

HIGH NOISE IMMUNITY:

= V = 28% V (MIN.)

NIH

NIL

■

POWER DOWN PROTECTION ON INPUTS

SOT23-8L

SYMMETRICAL OUTPUT IMPEDANCE:

|I | = I = 8mA (MIN) at V = 4.5V

■

BALANCED PROPAGATION DELAYS:

ORDER CODES

PLH

PHL

PACKAGE

SOT23-8L

T & R

OPERATING VOLTAGE RANGE:

(OPR) = 2V to 5.5V

74V2G08STR

IMPROVED LATCH-UP IMMUNITY

The internal circuit is composed of 2 stages

including buffer output, which provide high noise

immunity and stable output.

DESCRIPTION

The 74V2G08 is an advanced high-speed CMOS

DUAL 2-INPUT AND GATE fabricated with

sub-micron silicon gate and double-layer metal

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

wiring C MOS technology.

PIN CONNECTION AND IEC LOGIC SYMBOLS

June 2003

1/7

12 3 4 5 6 7

中文翻译

下载PDF

与74V2G08相关器件

型号	品牌	获取价格	描述	数据表
74V2G08CTR	ETC	获取价格	LOGIC GATE\|DUAL 2-INPUT OR\|CMOS\|TSSOP\|8PIN\|PLASTIC
74V2G08STR	STMICROELECTRONICS	获取价格	DUAL 2-INPUT AND GATE
74V2G125	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G125CTR	ETC	获取价格	BUFFER/DRIVER\|DUAL\|1-BIT\|CMOS\|TSSOP\|8PIN\|PLASTIC
74V2G125STR	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126_03	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126CTR	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G126STR	STMICROELECTRONICS	获取价格	DUAL BUS BUFFER (3-STATE)
74V2G132	STMICROELECTRONICS	获取价格	DUAL 2-INPUT SHMITT TRIGGER NAND GATE