5秒后页面跳转
74V1T70S PDF预览

74V1T70S

更新时间: 2024-01-13 10:35:02
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
7页 49K
描述
SINGLE BUFFER

74V1T70S 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOT-23
包装说明:LSSOP, TSOP5/6,.11,37针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84Is Samacsys:N
系列:74VJESD-30 代码:R-PDSO-G5
JESD-609代码:e4长度:2.9 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.008 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP5/6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 VProp。Delay @ Nom-Sup:8.5 ns
传播延迟(tpd):8.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.45 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1.625 mmBase Number Matches:1

74V1T70S 数据手册

 浏览型号74V1T70S的Datasheet PDF文件第2页浏览型号74V1T70S的Datasheet PDF文件第3页浏览型号74V1T70S的Datasheet PDF文件第4页浏览型号74V1T70S的Datasheet PDF文件第5页浏览型号74V1T70S的Datasheet PDF文件第6页浏览型号74V1T70S的Datasheet PDF文件第7页 
74V1T70  
SINGLE BUFFER  
PRELIMINARY DATA  
HIGH SPEED:tPD =5.5ns (TYP.) atVCC = 5V  
LOW POWER DISSIPATION:  
I
CC =1 µA (MAX.) at TA =25 oC  
COMPATIBLEWITH TTL OUTPUTS:  
VIH =2V (MIN), VIL = 0.8V(MAX)  
POWERDOWN PROTECTIONON INPUT  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
S
C
(SOT23-5L)  
(SC-70)  
ORDER CODE:  
74V1T70S 74V1T70C  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 4.5V to 5.5V  
The internal circuit is composed of 2 stages  
including buffer output, which provide high noise  
immunity and stable output.  
IMPROVED LATCH-UP IMMUNITY  
Power down protection is provided on input and 0  
to 7V can be accepted on input with no regard to  
the supply voltage. This device can be used to  
interface5V to 3V.  
DESCRIPTION  
The 74V1T70 is an advanced high-speed CMOS  
SINGLE BUFFER fabricated with sub-micron  
silicon gate and double-layermetal wiring C2MOS  
technology.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/7  
October 1999  

与74V1T70S相关器件

型号 品牌 获取价格 描述 数据表
74V1T70STR STMICROELECTRONICS

获取价格

74V SERIES, 1-INPUT NON-INVERT GATE, PDSO5, SOT-23, 5 PIN
74V1T77 STMICROELECTRONICS

获取价格

SINGLE D-TYPE LATCH
74V1T77CTR STMICROELECTRONICS

获取价格

SINGLE D-TYPE LATCH
74V1T77STR STMICROELECTRONICS

获取价格

SINGLE D-TYPE LATCH
74V1T79 STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T79CTR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T79STR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80 STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80CTR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
74V1T80STR STMICROELECTRONICS

获取价格

SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP