5秒后页面跳转
74V1G126STR PDF预览

74V1G126STR

更新时间: 2024-11-04 04:01:11
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
10页 128K
描述
SINGLE BUS BUFFER (3-STATE)

74V1G126STR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOT-23
包装说明:LSSOP, TSOP5/6,.11,37针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.8控制类型:ENABLE HIGH
系列:74VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.9 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.004 A位数:1
功能数量:1端口数量:2
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP5/6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/5.5 VProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:1.45 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.625 mm

74V1G126STR 数据手册

 浏览型号74V1G126STR的Datasheet PDF文件第2页浏览型号74V1G126STR的Datasheet PDF文件第3页浏览型号74V1G126STR的Datasheet PDF文件第4页浏览型号74V1G126STR的Datasheet PDF文件第5页浏览型号74V1G126STR的Datasheet PDF文件第6页浏览型号74V1G126STR的Datasheet PDF文件第7页 
74V1G126  
SINGLE BUS BUFFER (3-STATE)  
HIGH SPEED: t = 3.4ns (TYP.) at V = 5V  
PD CC  
LOW POWER DISSIPATION:  
I
= 1µA(MAX.) at T =25°C  
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
POWER DOWN PROTECTION ON INPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
SOT23-5L  
SOT323-5L  
T & R  
|I | = I = 8mA (MIN) at V = 4.5V  
OH  
OL  
CC  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 5.5V  
PACKAGE  
V
CC  
SOT23-5L  
74V1G126STR  
74V1G126CTR  
IMPROVED LATCH-UP IMMUNITY  
SOT323-5L  
DESCRIPTION  
The 74V1G126 is an advanced high-speed CMOS  
SINGLE BUS BUFFER fabricated with sub-micron  
silicon gate and double-layer metal wiring C MOS  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface 5V to 3V.  
2
technology.  
3-STATE control input 1G has to be set LOW to  
place the output into the high impedance state.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
April 2004  
1/10  

74V1G126STR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC1G126DBVR TI

功能相似

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
M74VHC1GT126DT1G ONSEMI

功能相似

Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1G126DTT1G ONSEMI

功能相似

Noninverting 3−State Buffer

与74V1G126STR相关器件

型号 品牌 获取价格 描述 数据表
74V1G14 STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G14_04 STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G14C STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G14CTR STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G14S STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G14STR STMICROELECTRONICS

获取价格

SINGLE SCHMITT INVERTER
74V1G32 STMICROELECTRONICS

获取价格

SINGLE 2-INPUT OR GATE
74V1G32_01 STMICROELECTRONICS

获取价格

SINGLE 2-INPUT OR GATE
74V1G32C STMICROELECTRONICS

获取价格

SINGLE 2-INPUT OR GATE
74V1G32CTR STMICROELECTRONICS

获取价格

SINGLE 2-INPUT OR GATE