5秒后页面跳转
74LX1G126 PDF预览

74LX1G126

更新时间: 2024-01-16 21:39:54
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
12页 132K
描述
SINGLE BUS BUFFER (3-STATE)

74LX1G126 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOT-23包装说明:SOT-23, 5 PIN
针数:5Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:16 weeks
风险等级:5.81Is Samacsys:N
控制类型:ENABLE HIGH系列:TTL/H/L
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2.9 mm逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:1
功能数量:1端口数量:2
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP5/6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):12 ns认证状态:Not Qualified
座面最大高度:1.45 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:TIN端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.625 mm
Base Number Matches:1

74LX1G126 数据手册

 浏览型号74LX1G126的Datasheet PDF文件第2页浏览型号74LX1G126的Datasheet PDF文件第3页浏览型号74LX1G126的Datasheet PDF文件第4页浏览型号74LX1G126的Datasheet PDF文件第5页浏览型号74LX1G126的Datasheet PDF文件第6页浏览型号74LX1G126的Datasheet PDF文件第7页 
74LX1G126  
SINGLE BUS BUFFER (3-STATE)  
5V TOLERANT INPUTS  
HIGH SPEED: t = 4.5ns (MAX.) at V = 3V  
PD  
CC  
LOW POWER DISSIPATION:  
I
= 1µA (MAX.) at T = 25°C  
CC  
A
POWER DOWN PROTECTION ON INPUTS  
AND OUTPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
SOT23-5L  
SOT323-5L  
T & R  
|I | = I = 24mA (MIN) at V = 3V  
OH  
OL  
CC  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 1.65V to 5.5V  
PACKAGE  
V
CC  
SOT23-5L  
74LX1G126STR  
74LX1G126CTR  
(1.2V Data Retention)  
IMPROVED LATCH-UP IMMUNITY  
SOT323-5L  
DESCRIPTION  
The 74LX1G126 is a low voltage CMOS SINGLE  
BUS BUFFER fabricated with sub-micron silicon  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage. This device can be  
used to interface 5V to 3V.  
2
gate and double-layer metal wiring C MOS  
technology.  
All inputs and outputs are equipped with  
protection circuits against static discharge.  
3-STATE control input G has to be set LOW to  
place the output into the high impedance state.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
April 2004  
1/12  

与74LX1G126相关器件

型号 品牌 描述 获取价格 数据表
74LX1G126CTR STMICROELECTRONICS SINGLE BUS BUFFER (3-STATE)

获取价格

74LX1G126STR STMICROELECTRONICS SINGLE BUS BUFFER (3-STATE)

获取价格

74LX1G132 STMICROELECTRONICS SINGLE 2-INPUT SCHMITT NAND GATE

获取价格

74LX1G132CTR STMICROELECTRONICS SINGLE 2-INPUT SCHMITT NAND GATE

获取价格

74LX1G132STR STMICROELECTRONICS SINGLE 2-INPUT SCHMITT NAND GATE

获取价格

74LX1G14 STMICROELECTRONICS LOW VOLTAGE CMOS SINGLE SCHMITT INVERTER WITH 5V TOLERANT INPUT

获取价格