5秒后页面跳转
74LVX373MX_NL PDF预览

74LVX373MX_NL

更新时间: 2024-11-14 13:01:55
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 锁存器
页数 文件大小 规格书
7页 94K
描述
Bus Driver, LV/LV-A/LVX/H Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, MS-013, SOIC-20

74LVX373MX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.45
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8015 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.004 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:15 ns传播延迟(tpd):22 ns
认证状态:Not Qualified座面最大高度:2.642 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.493 mmBase Number Matches:1

74LVX373MX_NL 数据手册

 浏览型号74LVX373MX_NL的Datasheet PDF文件第2页浏览型号74LVX373MX_NL的Datasheet PDF文件第3页浏览型号74LVX373MX_NL的Datasheet PDF文件第4页浏览型号74LVX373MX_NL的Datasheet PDF文件第5页浏览型号74LVX373MX_NL的Datasheet PDF文件第6页浏览型号74LVX373MX_NL的Datasheet PDF文件第7页 
June 1993  
Revised April 2005  
74LVX373  
Low Voltage Octal Transparent Latch with  
3-STATE Outputs  
General Description  
Features  
Input voltage translation from 5V to 3V  
The LVX373 consists of eight latches with 3-STATE outputs  
for bus organized system applications. The latches appear  
transparent to the data when Latch Enable (LE) is HIGH.  
When LE is LOW, the data satisfying the input timing  
requirements is latched. Data appears on the bus when the  
Output Enable (OE) is LOW. When OE is HIGH, the bus  
output is in the high impedance state. The inputs tolerate  
up to 7V allowing interface of 5V systems to 3V systems.  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Code:  
Order Number Package Number  
Package Description  
74LVX373M  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX373SJ  
74LVX373MTC  
MTC20  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDED J-STD-020B.  
Logic Symbols  
Pin Descriptions  
Pin Names  
D0D7  
Description  
Data Inputs  
LE  
Latch Enable Input  
OE  
Output Enable Input  
3-STATE Latch Outputs  
IEEE/IEC  
O0O7  
Truth Table  
Inputs  
Outputs  
On  
Dn  
LE  
X
OE  
H
L
X
L
Z
L
H
H
L
L
H
X
H
Connection Diagram  
L
O0  
H
L
Z
X
O
HIGH Voltage Level  
LOW Voltage Level  
High Impedance  
Immaterial  
Previous O before HIGH-to-LOW transition of Latch Enable  
0
0
© 2005 Fairchild Semiconductor Corporation  
DS011613  
www.fairchildsemi.com  

与74LVX373MX_NL相关器件

型号 品牌 获取价格 描述 数据表
74LVX373SJ ROCHESTER

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, LEAD FREE, EIAJ TYPE2, S
74LVX373SJ STMICROELECTRONICS

获取价格

Low Voltage Octal Transparent Latch with TRI-STATE Outputs
74LVX373SJ FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVX373SJ TI

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, EIAJ TYPE2, PLASTIC, SOIC-20
74LVX373SJX STMICROELECTRONICS

获取价格

Low Voltage Octal Transparent Latch with TRI-STATE Outputs
74LVX373SJX TI

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, EIAJ TYPE2, PLASTIC, SOIC-20
74LVX373T ETC

获取价格

8-Bit D-Type Latch
74LVX373TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
74LVX374 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVX374 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP (3-STATE NON INV.) WITH 5V TOLERANT INPUTS