5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> 74LVX161284AMTD
74LVX161284AMTD PDF预览

74LVX161284AMTD

更新时间： 2024-11-10 22:36:51
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
9页 96K
描述
Low Voltage IEEE 161284 Translating Transceiver

阅读下载

中文翻译

获取价格

74LVX161284AMTD 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：6.10 MM, MO-153, TSSOP-48
针数：48Reach Compliance Code：unknown
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.15Is Samacsys：N
其他特性：CONTAINS EIGHT BIDIRECTIONAL DATA BUFFERS差分输出：NO
驱动器位数：13输入特性：SCHMITT TRIGGER
接口集成电路类型：LINE TRANSCEIVER接口标准：IEEE 1284
JESD-30 代码：R-PDSO-G48JESD-609代码：e3
长度：12.5 mm湿度敏感等级：2
功能数量：12端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260认证状态：Not Qualified
最大接收延迟：14 ns接收器位数：12
座面最大高度：1.2 mm最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.15 V
电源电压1-最大：5.5 V电源电压1-分钟：3 V
电源电压1-Nom：3.15 V表面贴装：YES
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
最大传输延迟：14 ns宽度：6.1 mm
Base Number Matches：1

74LVX161284AMTD 数据手册

 浏览型号74LVX161284AMTD的Datasheet PDF文件第2页浏览型号74LVX161284AMTD的Datasheet PDF文件第3页浏览型号74LVX161284AMTD的Datasheet PDF文件第4页浏览型号74LVX161284AMTD的Datasheet PDF文件第5页浏览型号74LVX161284AMTD的Datasheet PDF文件第6页浏览型号74LVX161284AMTD的Datasheet PDF文件第7页 
June 1999  
Revised June 2005  
74LVX161284A  
Low Voltage IEEE 161284 Translating Transceiver  
General Description  
Features  
The LVX161284A contains eight bidirectional data buffers  
■ Supports IEEE 1284 Level 1 and Level 2 signaling  
standards for bidirectional parallel communications  
between personal computers and printing peripherals  
with the exception of output slew rate  
and eleven control/status buffers to implement  
a full  
IEEE 1284 compliant interface. The device supports the  
IEEE 1284 standard, with the exception of output slew rate,  
and is intended to be used in an Extended Capabilities Port  
mode (ECP). The pinout allows for easy connection from  
the Peripheral (A-side) to the Host (cable side).  
■ Translation capability allows outputs on the cable side to  
interface with 5V signals  
■ All inputs have hysteresis to provide noise margin  
Outputs on the cable side can be configured to be either  
open drain or high drive ( 14 mA) and are connected to a  
separate power supply pin (VCC cable) to allow these out-  
■ B and Y output resistance optimized to drive external  
cable  
■ B and Y outputs in high impedance mode during power  
down  
puts to be driven by a higher supply voltage than the A-  
side. The pull-up and pull-down series termination resis-  
tance of these outputs on the cable side is optimized to  
drive an external cable. In addition, all inputs (except HLH)  
and outputs on the cable side contain internal pull-up resis-  
tors connected to the VCC cable supply to provide proper  
■ Inputs and outputs on cable side have internal pull-up  
resistors  
■ Flow-through pin configuration allows easy interface  
between the “Peripheral and Host”  
termination and pull-ups for open drain mode.  
■ Replaces the function of two (2) 74ACT1284 devices  
Outputs on the Peripheral side are standard low-drive  
CMOS outputs designed to interface with 3V logic. The DIR  
input controls data flow on the A1–A8/B1–B8 transceiver  
pins.  
Ordering Code  
Package  
Order Number  
Package Description  
Number  
74LVX161284AMTD  
74LVX161284AMTX  
MTD48  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
[TUBE]  
MTD48  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
[TAPE and REEL]  
Connection Diagram  
Pin Descriptions  
Pin Names  
HD  
Description  
High Drive Enable Input (Active HIGH)  
Direction Control Input  
Inputs or Outputs  
DIR  
A1–A8  
B1–B8  
A9–A13  
Y9–Y13  
A14–A17  
Inputs or Outputs  
Inputs  
Outputs  
Outputs  
C
14–C17  
Inputs  
PLHIN  
PLH  
Peripheral Logic HIGH Input  
Peripheral Logic HIGH Output  
Host Logic HIGH Input  
Host Logic HIGH Output  
HLHIN  
HLH  
© 2005 Fairchild Semiconductor Corporation  
DS500204  
www.fairchildsemi.com  
1234567...9

中文翻译

下载PDF

与74LVX161284AMTD相关器件

型号 品牌 获取价格 描述 数据表
74LVX161284AMTDX ETC

获取价格

 		17-Bit Bus Transceiver
74LVX161284AMTX FAIRCHILD

获取价格

 		Low Voltage IEEE 161284 Translating Transceiver
74LVX161284MEA FAIRCHILD

获取价格

 		Low Voltage IEEE 161284 Translating Transceiver
74LVX161284MEA_NL FAIRCHILD

获取价格

 		Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118
74LVX161284MEAX FAIRCHILD

获取价格

 		Low Voltage IEEE 161284 Translating Transceiver
74LVX161284MEAX_NL FAIRCHILD

获取价格

 		Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, MO-118, SSOP-48
74LVX161284MTD FAIRCHILD

获取价格

 		Low Voltage IEEE 161284 Translating Transceiver
74LVX161284MTD_NL FAIRCHILD

获取价格

 		Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 6.10 MM, LEAD FREE, MO-153, T
74LVX161284MTDX FAIRCHILD

获取价格

 		Low Voltage IEEE 161284 Translating Transceiver
74LVX161284MTDX ONSEMI

获取价格

 		低电压 IEEE 161284 转换收发器

与74LVX161284AMTD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证