January 1999
Revised July 2000
74LVX161284
Low Voltage IEEE 161284 Translating Transceiver
General Description
Features
■ Supports IEEE 1284 Level 1 and Level 2 signaling
standards for bidirectional parallel communications
between personal computers and printing peripherals
The LVX161284 contains eight bidirectional data buffers
and eleven control/status buffers to implement
a full
IEEE 1284 compliant interface. The device supports the
IEEE 1284 standard and is intended to be used in an
Extended Capabilities Port mode (ECP). The pinout allows
for easy connection from the Peripheral (A-side) to the
Host (cable side).
■ Translation capability allows outputs on the cable side to
interface with 5V signals
■ All inputs have hysteresis to provide noise margin
■ B and Y output resistance optimized to drive external
cable
Outputs on the cable side can be configured to be either
open drain or high drive (± 14 mA) and are connected to a
separate power supply pin (VCC cable) to allow these out-
■ B and Y outputs in high impedance mode during power
down
puts to be driven by a higher supply voltage than the
A-side. The pull-up and pull-down series termination resis-
tance of these outputs on the cable side is optimized to
drive an external cable. In addition, all inputs (except HLH)
and outputs on the cable side contain internal pull-up resis-
tors connected to the VCC cable supply to provide proper
■ Inputs and outputs on cable side have internal pull-up
resistors
■ Flow-through pin configuration allows easy interface
between the “Peripheral and Host”
■ Replaces the function of two (2) 74ACT1284 devices
termination and pull-ups for open drain mode.
Outputs on the Peripheral side are standard low-drive
CMOS outputs designed to interface with 3V logic. The DIR
input controls data flow on the A1–A8/B1–B8 transceiver
pins.
Ordering Code
Order Number
74LVX161284MEA
74LVX161284MTD
Package Number
MS48A
Package Description
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
MTD48
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
HD
Description
High Drive Enable Input (Active HIGH)
Direction Control Input
Inputs or Outputs
DIR
A1–A8
B1–B8
A9–A13
Y9–Y13
Inputs or Outputs
Inputs
Outputs
A
14–A17
Outputs
C14–C17
PLHIN
PLH
Inputs
Peripheral Logic HIGH Input
Peripheral Logic HIGH Output
Host Logic HIGH Input
Host Logic HIGH Output
HLHIN
HLH
© 2000 Fairchild Semiconductor Corporation
DS500202
www.fairchildsemi.com