5秒后页面跳转
74LVX138MTR PDF预览

74LVX138MTR

更新时间: 2024-09-30 04:47:55
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 输入元件
页数 文件大小 规格书
12页 334K
描述
LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV.) WITH 5V TOLERANT INPUTS

74LVX138MTR 数据手册

 浏览型号74LVX138MTR的Datasheet PDF文件第2页浏览型号74LVX138MTR的Datasheet PDF文件第3页浏览型号74LVX138MTR的Datasheet PDF文件第4页浏览型号74LVX138MTR的Datasheet PDF文件第5页浏览型号74LVX138MTR的Datasheet PDF文件第6页浏览型号74LVX138MTR的Datasheet PDF文件第7页 
74LVX138  
LOW VOLTAGE CMOS 3 TO 8 LINE DECODER (INV.)  
WITH 5V TOLERANT INPUTS  
HIGH SPEED:  
= 5.5ns (TYP.) at V = 3.3V  
t
PD  
CC  
5V TOLERANT INPUTS  
INPUT VOLTAGE LEVEL:  
V =0.8V, V =2V at V =3V  
IL  
IH  
CC  
LOW POWER DISSIPATION:  
= 4 µA (MAX.) at T =25°C  
SOP  
TSSOP  
I
CC  
A
LOW NOISE:  
= 0.3V (TYP.) at V = 3.3V  
V
OLP  
CC  
Table 1: Order Codes  
PACKAGE  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
T & R  
BALANCED PROPAGATION DELAYS:  
SOP  
74LVX138MTR  
74LVX138TTR  
t
t
PLH  
PHL  
TSSOP  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
V
CC  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 138  
is held high, the decoding function is inhibited and  
all the 8 outputs go to high.  
IMPROVED LATCH-UP IMMUNITY  
POWER DOWN PROTECTION ON INPUTS  
Tree enable inputs are provided to ease cascade  
connection and application of address decoders  
for memory systems.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage.  
This device can be used to interface 5V to 3V  
system. It combines high speed performance with  
the true CMOS low power consumption.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
DESCRIPTION  
The 74LVX138 is a low voltage CMOS 3 TO 8  
LINE DECODER (INVERTING) fabricated with  
sub-micron silicon gate and double-layer metal  
2
wiring C MOS technology. It is ideal for low  
power, battery operated and low noise 3.3V  
applications.  
If the device is enabled, 3 binary select (A, B, and  
C) determine which one of the outputs will go low.  
If enable input G1 is held low or either G2A or G2B  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 3  
1/12  
August 2004  

74LVX138MTR 替代型号

型号 品牌 替代类型 描述 数据表
MC74LVX138M ONSEMI

功能相似

LOW-VOLTAGE CMOS
74LVX138MX FAIRCHILD

功能相似

Low Voltage 1-of-8 Decoder/Demultiplexer

与74LVX138MTR相关器件

型号 品牌 获取价格 描述 数据表
74LVX138MX FAIRCHILD

获取价格

Low Voltage 1-of-8 Decoder/Demultiplexer
74LVX138MX ROCHESTER

获取价格

LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 0.150 INCH, MS-012, S
74LVX138MX ONSEMI

获取价格

低电压 1/8 解码器/信号分离器
74LVX138MX_NL FAIRCHILD

获取价格

暂无描述
74LVX138SJ FAIRCHILD

获取价格

Low Voltage 1-of-8 Decoder/Demultiplexer
74LVX138SJ ONSEMI

获取价格

Low Voltage 1-of-8 Decoder/Demultiplexer, SOP 16L, 4700-RAIL
74LVX138SJ ROCHESTER

获取价格

LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 5.30 MM, EIAJ TYPE2,
74LVX138SJX FAIRCHILD

获取价格

Low Voltage 1-of-8 Decoder/Demultiplexer
74LVX138SJX ONSEMI

获取价格

Low Voltage 1-of-8 Decoder/Demultiplexer, SOP 16L, 2000-TAPE REEL
74LVX138SJX ROCHESTER

获取价格

LV/LV-A/LVX/H SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 5.30 MM, EIAJ TYPE2,