5秒后页面跳转
74LVX125SJX_NL PDF预览

74LVX125SJX_NL

更新时间: 2024-01-16 09:03:44
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 304K
描述
Bus Driver, 1-Func, 4-Bit, True Output, CMOS, PDSO14,

74LVX125SJX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:SOP, SOP14,.3Reach Compliance Code:compliant
风险等级:5.84控制类型:ENABLE LOW
JESD-30 代码:R-PDSO-G14逻辑集成电路类型:BUS DRIVER
最大I(ol):0.004 A位数:4
功能数量:1端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
电源:3.3 VProp。Delay @ Nom-Sup:12 ns
认证状态:Not Qualified子类别:Bus Driver/Transceivers
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

74LVX125SJX_NL 数据手册

 浏览型号74LVX125SJX_NL的Datasheet PDF文件第2页浏览型号74LVX125SJX_NL的Datasheet PDF文件第3页浏览型号74LVX125SJX_NL的Datasheet PDF文件第4页浏览型号74LVX125SJX_NL的Datasheet PDF文件第5页浏览型号74LVX125SJX_NL的Datasheet PDF文件第6页浏览型号74LVX125SJX_NL的Datasheet PDF文件第7页 
February 2008  
74LVX125  
Low Voltage Quad Buffer with 3-STATE Outputs  
Features  
General Description  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
The LVX125 contains four independent non-inverting  
buffers with 3-STATE outputs. The inputs tolerate volt-  
ages up to 7V allowing the interface of 5V systems to 3V  
systems.  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Information  
Order  
Number  
Package  
Number  
Package Description  
74LVX125M  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX125SJ  
74LVX125MTC  
MTC14  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.  
All packages are lead free per JEDEC: J-STD-020B standard.  
Connection Diagram  
Logic Symbol  
IEEE/IEC  
Pin Description  
Truth Table  
Pin Names  
Description  
Inputs  
Output  
A
Inputs  
n
OE  
L
A
O
n
n
n
OE  
Output Enable Inputs  
Outputs  
L
L
H
Z
n
O
L
H
X
n
H
H = HIGH Voltage Level  
L = LOW Voltage Level  
Z = High Impedance  
X = Immaterial  
©1994 Fairchild Semiconductor Corporation  
74LVX125 Rev. 1.4.0  
www.fairchildsemi.com  

与74LVX125SJX_NL相关器件

型号 品牌 获取价格 描述 数据表
74LVX125T ETC

获取价格

4-Bit Buffer/Driver
74LVX125TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126_04 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126M STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX132 FAIRCHILD

获取价格

Low Voltage Quad 2-Input NAND Schmitt Trigger
74LVX132 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD 2-INPUT SCHMITT NAND GATE WITH 5V TOLERANT INPUTS
74LVX132_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input NAND Schmitt Trigger