5秒后页面跳转
74LVX125MX_NL PDF预览

74LVX125MX_NL

更新时间: 2024-02-26 12:15:38
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
6页 90K
描述
Bus Driver, LV/LV-A/LVX/H Series, 4-Func, 1-Bit, True Output, CMOS, PDSO14, 0.150 INCH, LEAD FREE, MS-012AB, SOIC-14

74LVX125MX_NL 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:14
Reach Compliance Code:unknown风险等级:5.65
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:8.625 mm
逻辑集成电路类型:BUS DRIVER位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):17 ns
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mmBase Number Matches:1

74LVX125MX_NL 数据手册

 浏览型号74LVX125MX_NL的Datasheet PDF文件第2页浏览型号74LVX125MX_NL的Datasheet PDF文件第3页浏览型号74LVX125MX_NL的Datasheet PDF文件第4页浏览型号74LVX125MX_NL的Datasheet PDF文件第5页浏览型号74LVX125MX_NL的Datasheet PDF文件第6页 
February 1994  
Revised February 2005  
74LVX125  
Low Voltage Quad Buffer with 3-STATE Outputs  
General Description  
The LVX125 contains four independent non-inverting buff-  
ers with 3-STATE outputs. The inputs tolerate voltages up  
to 7V allowing the interface of 5V systems to 3V systems.  
Features  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74LVX125M  
M14A  
M14D  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX125SJ  
74LVX125MTC  
MTC14  
MTC14  
74LVX125MTCX_NL  
(Note 1)  
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Truth Table  
Inputs  
Output  
On  
Pin Descriptions  
OEn  
An  
Pin Names  
Description  
Inputs  
L
L
L
H
X
L
H
Z
An  
OEn  
On  
Output Enable Inputs  
Outputs  
H
H
L
Z
X
HIGH Voltage Level  
LOW Voltage Level  
High Impedance  
Immaterial  
© 2005 Fairchild Semiconductor Corporation  
DS012007  
www.fairchildsemi.com  

与74LVX125MX_NL相关器件

型号 品牌 获取价格 描述 数据表
74LVX125SJ FAIRCHILD

获取价格

Low Voltage Quad Buffer with 3-STATE Outputs
74LVX125SJ_08 FAIRCHILD

获取价格

Low Voltage Quad Buffer with 3-STATE Outputs
74LVX125SJX FAIRCHILD

获取价格

Low Voltage Quad Buffer with 3-STATE Outputs
74LVX125SJX_NL FAIRCHILD

获取价格

Bus Driver, 1-Func, 4-Bit, True Output, CMOS, PDSO14,
74LVX125T ETC

获取价格

4-Bit Buffer/Driver
74LVX125TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126_04 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126M STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS
74LVX126MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) WITH 5V TOLERANT INPUTS