5秒后页面跳转
74LVTH574PW PDF预览

74LVTH574PW

更新时间: 2024-11-11 06:31:55
品牌 Logo 应用领域
恩智浦 - NXP 总线驱动器总线收发器触发器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
16页 109K
描述
3.3 V octal D-type flip-flop; 3-state

74LVTH574PW 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.15Is Samacsys:N
系列:LVTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:150000000 Hz最大I(ol):0.064 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:5.9 ns传播延迟(tpd):6.6 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
Base Number Matches:1

74LVTH574PW 数据手册

 浏览型号74LVTH574PW的Datasheet PDF文件第2页浏览型号74LVTH574PW的Datasheet PDF文件第3页浏览型号74LVTH574PW的Datasheet PDF文件第4页浏览型号74LVTH574PW的Datasheet PDF文件第5页浏览型号74LVTH574PW的Datasheet PDF文件第6页浏览型号74LVTH574PW的Datasheet PDF文件第7页 
74LVT574; 74LVTH574  
3.3 V octal D-type flip-flop; 3-state  
Rev. 04 — 11 September 2008  
Product data sheet  
1. General description  
The 74LVT574; 74LVTH574 is a high-performance product designed for VCC operation at  
3.3 V.  
This device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The  
two sections of the device are controlled independently by the clock (pin CP) and output  
enable (pin OE) control gates. The state of each D input (one setup time before the  
LOW-to-HIGH clock transition) is transferred to the corresponding flip-flops Q output.  
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS  
memories, or MOS microprocessors.  
The active LOW output enable (pin OE) controls all eight 3-state buffers independent of  
the clock operation.  
When pin OE is LOW, the stored data appears at the outputs. When pin OE is HIGH, the  
outputs are in the high-impedance OFF-state, which means they will neither drive nor load  
the bus.  
2. Features  
I Inputs and outputs arranged for easy interfacing to microprocessors  
I 3-state outputs for bus interfacing  
I Common output enable control  
I TTL input and output switching levels  
I Input and output interface capability to systems at 5 V supply  
I Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
I Live insertion and extraction permitted  
I No bus current loading when output is tied to 5 V bus  
I Power-up reset  
I Power-up 3-state  
I Latch-up protection  
N JESD78 class II exceeds 500mA  
I ESD protection:  
N HBM JESD22-A114E exceeds 2000 V  
N MM JESD22-A115-A exceeds 200 V  
I Specified from 40 °C to +85 °C  

与74LVTH574PW相关器件

型号 品牌 获取价格 描述 数据表
74LVTH574PW,112 NXP

获取价格

74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state TSSOP2 20-Pin
74LVTH574PW,118 NXP

获取价格

74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state TSSOP2 20-Pin
74LVTH574SJ FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574SJ_08 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574SJX FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574WM FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574WM ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20
74LVTH574WM_08 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574WMX FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574WMX ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20