5秒后页面跳转
74LVTH574D,118 PDF预览

74LVTH574D,118

更新时间: 2024-11-29 09:17:11
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
17页 132K
描述
74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SOP 20-Pin

74LVTH574D,118 数据手册

 浏览型号74LVTH574D,118的Datasheet PDF文件第2页浏览型号74LVTH574D,118的Datasheet PDF文件第3页浏览型号74LVTH574D,118的Datasheet PDF文件第4页浏览型号74LVTH574D,118的Datasheet PDF文件第5页浏览型号74LVTH574D,118的Datasheet PDF文件第6页浏览型号74LVTH574D,118的Datasheet PDF文件第7页 
74LVT574; 74LVTH574  
3.3 V octal D-type flip-flop; 3-state  
Rev. 7 — 22 November 2011  
Product data sheet  
1. General description  
The 74LVT574; 74LVTH574 is a high-performance product designed for VCC operation at  
3.3 V.  
This device is an 8-bit, edge triggered register coupled to eight 3-state output buffers. The  
two sections of the device are controlled independently by the clock (pin CP) and output  
enable (pin OE) control gates. The state of each Dn input (one setup time before the  
LOW-to-HIGH clock transition) is transferred to the corresponding flip-flops Qn output.  
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS  
memories, or MOS microprocessors.  
The active LOW output enable (pin OE) controls all eight 3-state buffers independent of  
the clock operation.  
When pin OE is LOW, the stored data appears at the outputs. When pin OE is HIGH, the  
outputs are in the high-impedance OFF-state, which means they will neither drive nor load  
the bus.  
2. Features and benefits  
Inputs and outputs arranged for easy interfacing to microprocessors  
3-state outputs for bus interfacing  
Common output enable control  
TTL input and output switching levels  
Input and output interface capability to systems at 5 V supply  
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
Power-up reset  
Power-up 3-state  
Latch-up protection  
JESD78 class II exceeds 500 mA  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from 40 C to +85 C  

与74LVTH574D,118相关器件

型号 品牌 获取价格 描述 数据表
74LVTH574DB NXP

获取价格

3.3 V octal D-type flip-flop; 3-state
74LVTH574DB,112 NXP

获取价格

74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SSOP2 20-Pin
74LVTH574DB,118 NXP

获取价格

74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SSOP2 20-Pin
74LVTH574MSA FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574MSA ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, MO-150, SSOP-20
74LVTH574MSA_08 FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574MSAX FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574MTC FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574MTC ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, MO-153, TSSOP-20
74LVTH574MTC ONSEMI

获取价格

带 3 态输出的低电压八路 D 型触发器