5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVTH573WMX
74LVTH573WMX PDF预览

74LVTH573WMX

更新时间： 2024-11-27 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器锁存器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
8页 109K
描述
Low Voltage Octal Transparent Latch with 3-STATE Outputs

阅读下载

中文翻译

获取价格

74LVTH573WMX 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：0.300 INCH, MS-013, SOIC-20针数：20
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.12
Is Samacsys：N其他特性：BROADSIDE VERSION OF 373
系列：LVTJESD-30 代码：R-PDSO-G20
JESD-609代码：e3长度：12.8015 mm
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.064 A
湿度敏感等级：1位数：8
功能数量：1端口数量：2
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP20,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：3.3 VProp。Delay @ Nom-Sup：4.4 ns
传播延迟（tpd）：5 ns认证状态：Not Qualified
座面最大高度：2.642 mm子类别：FF/Latches
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.493 mm
Base Number Matches：1

74LVTH573WMX 数据手册

 浏览型号74LVTH573WMX的Datasheet PDF文件第2页浏览型号74LVTH573WMX的Datasheet PDF文件第3页浏览型号74LVTH573WMX的Datasheet PDF文件第4页浏览型号74LVTH573WMX的Datasheet PDF文件第5页浏览型号74LVTH573WMX的Datasheet PDF文件第6页浏览型号74LVTH573WMX的Datasheet PDF文件第7页 
March 1999  
Revised March 2005  
74LVT573 • 74LVTH573  
Low Voltage Octal Transparent Latch  
with 3-STATE Outputs  
General Description  
Features  
■ Input and output interface capability to systems at  
The LVT573 and LVTH573 consist of eight latches with  
3-STATE outputs for bus organized system applications.  
The latches appear transparent to the data when Latch  
Enable (LE) is HIGH. When LE is low, the data satisfying  
the input timing requirements is latched. Data appears on  
the bus when the Output Enable (OE) is LOW. When OE is  
HIGH, the bus output is in the high impedance state.  
5V VCC  
■ Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs (74LVTH573),  
also available without bushold feature (74LVT573)  
■ Live insertion/extraction permitted  
■ Power Up/Down high impedance provides glitch-free  
bus loading  
The LVTH573 data inputs include bushold, eliminating the  
need for external pull-up resistors to hold unused inputs.  
■ Outputs source/sink 32 mA/ 64 mA  
■ Functionally compatible with the 74 series 573  
■ Latch-up performance exceeds 500 mA  
■ ESD performance:  
These octal latches are designed for low-voltage (3.3V)  
VCC applications, but with the capability to provide a TTL  
interface to a 5V environment. The LVT573 and LVTH573  
are fabricated with an advanced BiCMOS technology to  
achieve high speed operation similar to 5V ABT while  
maintaining a low power dissipation.  
Human-body model 2000V  
Machine model 200V  
Charged-device model 1000V  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74LVT573WM  
74LVT573SJ  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVT573MSA  
74LVT573MTC  
MSA20  
MTC20  
MTC20  
74LVT573MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
74LVTH573WM  
74LVTH573SJ  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVTH573MSA  
74LVTH573MTC  
MSA20  
MTC20  
MTC20  
74LVTH573MTCX_NL  
(Note 1)  
Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
© 2005 Fairchild Semiconductor Corporation  
DS012450  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

74LVTH573WMX 替代型号

型号 品牌 替代类型 描述 数据表
74LVT573WM FAIRCHILD

完全替代

 Low Voltage Octal Transparent Latch with 3-STATE Outputs
SN74LVTH573DWRE4 TI

功能相似

 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与74LVTH573WMX相关器件

型号 品牌 获取价格 描述 数据表
74LVTH574 NXP

获取价格

 		3.3 V octal D-type flip-flop; 3-state
74LVTH574 FAIRCHILD

获取价格

 		Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574D NXP

获取价格

 		3.3 V octal D-type flip-flop; 3-state
74LVTH574D,112 NXP

获取价格

 		74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SOP 20-Pin
74LVTH574D,118 NXP

获取价格

 		74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SOP 20-Pin
74LVTH574DB NXP

获取价格

 		3.3 V octal D-type flip-flop; 3-state
74LVTH574DB,112 NXP

获取价格

 		74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SSOP2 20-Pin
74LVTH574DB,118 NXP

获取价格

 		74LVT(H)574 - 3.3 V octal D-type flip-flop; 3-state SSOP2 20-Pin
74LVTH574MSA FAIRCHILD

获取价格

 		Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVTH574MSA ROCHESTER

获取价格

 		LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, MO-150, SSOP-20

与74LVTH573WMX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证