5秒后页面跳转
74LVTH16500MTDX PDF预览

74LVTH16500MTDX

更新时间: 2024-09-13 23:24:31
品牌 Logo 应用领域
其他 - ETC 总线收发器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
9页 88K
描述
18-Bit Bus Transceiver

74LVTH16500MTDX 数据手册

 浏览型号74LVTH16500MTDX的Datasheet PDF文件第2页浏览型号74LVTH16500MTDX的Datasheet PDF文件第3页浏览型号74LVTH16500MTDX的Datasheet PDF文件第4页浏览型号74LVTH16500MTDX的Datasheet PDF文件第5页浏览型号74LVTH16500MTDX的Datasheet PDF文件第6页浏览型号74LVTH16500MTDX的Datasheet PDF文件第7页 
March 2001  
Revised August 2001  
74LVTH16500  
Low Voltage 18-Bit Universal Bus Transceivers  
with Bushold and 3-STATE Outputs  
General Description  
The LVTH16500 is an 18-bit universal bus transceiver  
combining D-type latches and D-type flip-flops to allow  
data flow in transparent, latched, and clocked modes.  
Features  
Input and output interface capability to systems at  
5V VCC  
Bushold data inputs eliminate the need for external  
Data flow in each direction is controlled by output-enable  
(OEAB and OEBA), latch-enable (LEAB and LEBA), and  
clock (CLKAB and CLKBA) inputs.  
pull-up resistors to hold unused inputs  
Live insertion/extraction permitted  
Power up/down high impedance provides glitch-free bus  
loading  
The LVTH16500 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
Outputs source/sink 32 mA/+64 mA  
Functionally compatible with the 74 series 16500  
ESD Performance:  
The transceiver is designed for low voltage (3.3V) VCC  
applications, but with the capability to provide a TTL inter-  
face to a 5V environment. The LVTH16500 is fabricated  
with an advanced BiCMOS technology to achieve high  
speed operation similar to 5V ABT while maintaining low  
power dissipation.  
Human-Body Model > 2000V  
Machine Model > 200V  
Charged-Device Model > 1000V  
Also packaged in plastic Fine-Pitch Ball Grid Array  
(FBGA) (Preliminary)  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74LVTH16500GX  
(Note 1)  
BGA54A  
(Preliminary)  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
[TAPE and REEL]  
74LVTH16500MEA  
(Note 2)  
MS56A  
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
74LVTH16500MTD  
(Note 2)  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Note 1: BGA package available in Tape and Reel only.  
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix “X” to the ordering code.  
© 2001 Fairchild Semiconductor Corporation  
DS012447  
www.fairchildsemi.com  

与74LVTH16500MTDX相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16501 FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16501DGGRE4 TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16501DLRG4 TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16501MEA FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16501MEAX FAIRCHILD

获取价格

18-Bit Bus Transceiver
74LVTH16501MEAX_NL FAIRCHILD

获取价格

暂无描述
74LVTH16501MTD FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16501MTDX FAIRCHILD

获取价格

18-Bit Bus Transceiver
74LVTH16501MTDX_NL FAIRCHILD

获取价格

Registered Bus Transceiver, LVT Series, 1-Func, 18-Bit, True Output, BICMOS, PDSO56, 6.10
74LVTH16541DGGRE4 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS