5秒后页面跳转
74LVTH16500DGGRG4 PDF预览

74LVTH16500DGGRG4

更新时间: 2024-11-09 15:26:39
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
15页 829K
描述
LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56

74LVTH16500DGGRG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.46其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:LVTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:14 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.064 A
湿度敏感等级:1位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:3.7 ns
传播延迟(tpd):5.9 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:NEGATIVE EDGE宽度:6.1 mm
Base Number Matches:1

74LVTH16500DGGRG4 数据手册

 浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第2页浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第3页浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第4页浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第5页浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第6页浏览型号74LVTH16500DGGRG4的Datasheet PDF文件第7页 
ꢍ ꢎꢍ ꢏꢅ ꢐꢑꢆ ꢈ ꢒ ꢏꢑꢓ ꢆ ꢔꢁꢓ ꢅꢕ ꢖꢀꢐꢄ ꢑꢔꢀ ꢆ ꢖꢐꢁꢀ ꢗꢕ ꢓ ꢅꢕ ꢖ  
ꢘ ꢓꢆ ꢇ ꢍ ꢏꢀꢆꢐꢆ ꢕ ꢙ ꢔꢆ ꢚ ꢔꢆ  
SCBS701F − JULY 1997 − REVISED SEPTEMBER 2003  
SN54LVTH16500 . . . WD PACKAGE  
SN74LVTH16500 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
D
D
Members of the Texas Instruments  
WidebusFamily  
UBT Transceivers Combine D-Type  
Latches and D-Type Flip-Flops for  
Operation in Transparent, Latched, or  
Clocked Mode  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEAB  
LEAB  
A1  
GND  
A2  
GND  
CLKAB  
B1  
GND  
B2  
2
3
D
D
D
D
D
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
4
)
5
CC  
6
A3  
B3  
Support Unregulated Battery Operation  
Down to 2.7 V  
7
V
V
CC  
CC  
8
A4  
A5  
A6  
GND  
A7  
B4  
B5  
B6  
GND  
B7  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
9
= 3.3 V, T = 25°C  
A
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
A8  
A9  
B8  
B9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
D
D
D
D
Distributed V  
High-Speed Switching Noise  
and GND Pins Minimize  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
V
V
CC  
CC  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
A16  
A17  
GND  
A18  
OEBA  
LEBA  
B16  
B17  
GND  
B18  
CLKBA  
GND  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
The ’LVTH16500 devices are 18-bit universal bus  
transceivers designed for low-voltage (3.3-V) V  
CC  
operation, but with the capability to provide a TTL  
interface to a 5-V system environment.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
T
A
PACKAGE  
TOP-SIDE MARKING  
Tube  
SN74LVTH16500DL  
SSOP − DL  
LVTH16500  
LVTH16500  
Tape and reel  
Tape and reel  
SN74LVTH16500DLR  
SN74LVTH16500DGGR  
SN74LVTH16500GQLR  
SN74LVTH16500ZQLR  
SNJ54LVTH16500WD  
TSSOP − DGG  
VFBGA − GQL  
−40°C to 85°C  
−55°C to 125°C  
Tape and reel  
Tube  
LL500  
VFBGA − ZQL (Pb-free)  
CFP − WD  
SNJ54LVTH16500WD  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and UBT are trademarks of Texas Instruments.  
Copyright 2003, Texas Instruments Incorporated  
ꢔ ꢁ ꢄꢕꢀꢀ ꢙ ꢆꢇ ꢕꢖꢘ ꢓꢀ ꢕ ꢁ ꢙꢆꢕꢛ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢚꢖ ꢙ ꢛ ꢔ ꢗꢆ ꢓꢙ ꢁ  
ꢪꢧ ꢩ ꢧ ꢤ ꢥ ꢜ ꢥ ꢩ ꢟ ꢎ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

74LVTH16500DGGRG4 替代型号

型号 品牌 替代类型 描述 数据表
CLVTH16500IDGGREP TI

完全替代

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVTH16500DGGR TI

完全替代

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVT16500DGGR TI

完全替代

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

与74LVTH16500DGGRG4相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16500DLRG4 TI

获取价格

LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, SSOP-56
74LVTH16500MEA FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16500MEAX ETC

获取价格

18-Bit Bus Transceiver
74LVTH16500MTD FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16500MTDX ETC

获取价格

18-Bit Bus Transceiver
74LVTH16501 FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16501DGGRE4 TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16501DLRG4 TI

获取价格

3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
74LVTH16501MEA FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16501MEAX FAIRCHILD

获取价格

18-Bit Bus Transceiver