5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVTH16374MTD
74LVTH16374MTD PDF预览

74LVTH16374MTD

更新时间： 2024-11-12 22:56:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器触发器逻辑集成电路光电二极管信息通信管理
页数 文件大小 规格书
8页 101K
描述
Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

阅读下载

中文翻译

获取价格

74LVTH16374MTD 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：6.10 MM, MO-153, TSSOP-48
针数：48Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.31
Is Samacsys：N系列：LVT
JESD-30 代码：R-PDSO-G48JESD-609代码：e3
长度：12.5 mm逻辑集成电路类型：BUS DRIVER
最大频率@ Nom-Sup：160000000 Hz最大I（ol）：0.064 A
湿度敏感等级：2位数：8
功能数量：2端口数量：2
端子数量：48最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP48,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3.3 V
Prop。Delay @ Nom-Sup：4.5 ns传播延迟（tpd）：5.2 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：6.1 mm
Base Number Matches：1

74LVTH16374MTD 数据手册

 浏览型号74LVTH16374MTD的Datasheet PDF文件第2页浏览型号74LVTH16374MTD的Datasheet PDF文件第3页浏览型号74LVTH16374MTD的Datasheet PDF文件第4页浏览型号74LVTH16374MTD的Datasheet PDF文件第5页浏览型号74LVTH16374MTD的Datasheet PDF文件第6页浏览型号74LVTH16374MTD的Datasheet PDF文件第7页 
January 1999  
Revised June 2005  
74LVT16374 • 74LVTH16374  
Low Voltage 16-Bit D-Type Flip-Flop  
with 3-STATE Outputs  
General Description  
Features  
■ Input and output interface capability to systems at  
The LVT16374 and LVTH16374 contain sixteen non-invert-  
ing D-type flip-flops with 3-STATE outputs and is intended  
for bus oriented applications. The device is byte controlled.  
A buffered clock (CP) and Output Enable (OE) are com-  
mon to each byte and can be shorted together for full 16-bit  
operation.  
5V VCC  
■ Bushold data inputs eliminate the need for external  
pull-up resistors to hold unused inputs (74LVTH16374),  
also available without bushold feature (74LVT16374)  
■ Live insertion/extraction permitted  
The LVTH16374 data inputs include bushold, eliminating  
the need for external pull-up resistors to hold unused  
inputs.  
■ Power Up/Power Down high impedance provides  
glitch-free bus loading  
■ Outputs source/sink 32 mA/ 64 mA  
■ Functionally compatible with the 74 series 16374  
■ Latch-up performance exceeds 500 mA  
■ ESD performance:  
These flip-flops are designed for low-voltage (3.3V) VCC  
applications, but with the capability to provide a TTL inter-  
face to a 5V environment. The LVT16374 and LVTH16374  
are fabricated with an advanced BiCMOS technology to  
achieve high speed operation similar to 5V ABT while  
maintaining a low power dissipation.  
Human-body model 2000V  
Machine model 200V  
Charged-device model 1000V  
■ Also packaged in plastic Fine-Pitch Ball Grid Array  
(FBGA)  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74LVT16374G  
BGA54A  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
(Note 1)(Note 2)  
(Preliminary)  
74LVT16374MEA  
(Note 2)  
MS48A  
MTD48  
BGA54A  
MS48A  
MTD48  
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
74LVT16374MTD  
(Note 2)  
74LVTH16374G  
(Note 1)(Note 2)  
74LVTH16374MEA  
(Note 2)  
74LVTH16374MTD  
(Note 2)  
Note 1: Ordering code “G” indicates Trays.  
Note 2: Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
© 2005 Fairchild Semiconductor Corporation  
DS012022  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

74LVTH16374MTD 替代型号

型号 品牌 替代类型 描述 数据表
CLVTH16374IDGGREP TI

功能相似

 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVTH16374DGGR TI

功能相似

 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
74LVTH16374DGGRG4 TI

功能相似

 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与74LVTH16374MTD相关器件

型号 品牌 获取价格 描述 数据表
74LVTH16374MTDX FAIRCHILD

获取价格

 		Bus Driver, LVT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO48, 6.10 MM, MO-153, TSSOP
74LVTH16374MTDX_NL FAIRCHILD

获取价格

 		Bus Driver, LVT Series, 2-Func, 8-Bit, True Output, BICMOS, PDSO48, 6.10 MM, LEAD FREE, MO
74LVTH16500 FAIRCHILD

获取价格

 		Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16500DGGRE4 TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
74LVTH16500DGGRG4 TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
74LVTH16500DLRG4 TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, SSOP-56
74LVTH16500MEA FAIRCHILD

获取价格

 		Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16500MEAX ETC

获取价格

 		18-Bit Bus Transceiver
74LVTH16500MTD FAIRCHILD

获取价格

 		Low Voltage 18-Bit Universal Bus Transceivers with 3-STATE Outputs Preliminary
74LVTH16500MTDX ETC

获取价格

 		18-Bit Bus Transceiver

与74LVTH16374MTD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证