Datasheet > 74LVTH162244MEA_NL

74LVTH162244MEA_NL

更新时间： 2024-09-10 20:56:51

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		驱动信息通信管理光电二极管逻辑集成电路
页数	文件大小	规格书
8页	91K
描述
Bus Driver, LVT Series, 4-Func, 4-Bit, True Output, BICMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118, SSOP-48

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LVTH162244MEA_NL 技术参数

生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	SSOP,	针数：	48
Reach Compliance Code：	unknown	风险等级：	5.68
系列：	LVT	JESD-30 代码：	R-PDSO-G48
JESD-609代码：	e3	长度：	15.875 mm
逻辑集成电路类型：	BUS DRIVER	位数：	4
功能数量：	4	端口数量：	2
端子数量：	48	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE WITH SERIES RESISTOR
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SSOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH	传播延迟（tpd）：	4.8 ns
认证状态：	Not Qualified	座面最大高度：	2.74 mm
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	2.7 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	BICMOS	温度等级：	INDUSTRIAL
端子面层：	MATTE TIN	端子形式：	GULL WING
端子节距：	0.635 mm	端子位置：	DUAL
宽度：	7.495 mm	Base Number Matches：	1

74LVTH162244MEA_NL 数据手册

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第2页

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第3页

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第4页

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第5页

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第6页

浏览型号74LVTH162244MEA_NL的Datasheet PDF文件第7页

March 1999

Revised June 2005

74LVT162244 • 74LVTH162244

Low Voltage 16-Bit Buffer/Line Driver

with 3-STATE Outputs

and 25: Series Resistors in the Outputs

General Description

Features

■ Input and output interface capability to systems at

The LVT162244 and LVTH162244 contain sixteen non-

inverting buffers with 3-STATE outputs designed to be

employed as a memory and address driver, clock driver, or

bus oriented transmitter/receiver. The device is nibble con-

trolled. Individual 3-STATE control inputs can be shorted

together for 8-bit or 16-bit operation.

5V V_CC

■ Bushold data inputs eliminate the need for external pull-

up resistors to hold unused inputs (74LVTH162244),

also available without bushold feature (74LVT162244).

■ Live insertion/extraction permitted

The LVT162244 and LVTH162244 are designed with

equivalent 25 series resistance in both the HIGH and

LOW states of the output. This design reduces line noise in

applications such as memory address drivers, clock driv-

ers, and bus transceivers/transmitters.

■ Power Up/Power Down high impedance provides glitch-

free bus loading

■ Outputs include equivalent series resistance of 25 to

make external termination resistors unnecessary and

reduce overshoot and undershoot

The LVTH162244 data inputs include bushold, eliminating

the need for external pull-up resistors to hold unused

inputs.

■ Functionally compatible with the 74 series 162244

■ Latch-up performance exceeds 500 mA

■ ESD performance:

These buffers and line drivers are designed for low-voltage

(3.3V) V_CCapplications, but with the capability to provide a

Human-body model 2000V

TTL interface to a 5V environment. The LVT162244 and

LVTH162244 are fabricated with an advanced BiCMOS

technology to achieve high speed operation similar to 5V

ABT while maintaining a low power dissipation.

Machine model 200V

Charged-device 1000V

■ Also packaged in plastic Fine-Pitch Ball Grid Array

(FBGA)

Ordering Code:

Package

Order Number

Package Description

Number

74LVT162244G

(Note 1)(Note 2)

BGA54A

MS48A

MTD48

BGA54A

MS48A

MTD48

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

74LVT162244MEA

(Note 2)

74LVT162244MTD

(Note 2)

74LVTH162244G

(Note 1)(Note 2)

74LVTH162244MEA

74LVTH162244MEX

74LVTH162244MTD

74LVTH162244MTX

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

[Tube]

48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide

[Tape and Reel]

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

[Tube]

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

[Tape and Reel]

Note 1: Ordering code “G” indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS012445

www.fairchildsemi.com

12 3 4 5 6 7 8

中文翻译

下载PDF

与74LVTH162244MEA_NL相关器件

型号	品牌	获取价格	描述	数据表
74LVTH162244MEAX	ETC	获取价格	Quad 4-Bit Buffer/Driver
74LVTH162244MEX	FAIRCHILD	获取价格	Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25? Series Resistors in the
74LVTH162244MEX	ONSEMI	获取价格	Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25 Ohm Series Resistors in
74LVTH162244MTD	FAIRCHILD	获取价格	Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25? Series Resistors in the
74LVTH162244MTD	ONSEMI	获取价格	低电压 16 位缓冲器/线路驱动器，带 3 态输出和输出中 25 Ω 串联电阻
74LVTH162244MTD_NL	FAIRCHILD	获取价格	Bus Driver, LVT Series, 4-Func, 4-Bit, True Output, BICMOS, PDSO48, 6.10 MM, MO-153ED, TSS
74LVTH162244MTDX	ETC	获取价格	Quad 4-Bit Buffer/Driver
74LVTH162244MTX	FAIRCHILD	获取价格	Low Voltage 16-Bit Buffer/Line Driver with 3-STATE Outputs and 25? Series Resistors in the
74LVTH162244MTX	ONSEMI	获取价格	低电压 16 位缓冲器/线路驱动器，带 3 态输出和输出中 25 Ω 串联电阻
74LVTH162244MTX_NL	FAIRCHILD	获取价格	Bus Driver, LVT Series, 4-Func, 4-Bit, True Output, BICMOS, PDSO48, 6.10 MM, MO-153ED, TSS

与74LVTH162244MEA_NL相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

66
AIC1781A 电池充电控制器深度解析
2024-09-03

56
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

90
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

102

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVTH162244MEA_NL

74LVTH162244MEA_NL 技术参数

74LVTH162244MEA_NL 数据手册

与74LVTH162244MEA_NL相关器件

与74LVTH162244MEA_NL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVTH162244MEA_NL

74LVTH162244MEA_NL 技术参数

74LVTH162244MEA_NL 数据手册

与74LVTH162244MEA_NL相关器件

与74LVTH162244MEA_NL相关文章

您还可以找

您在本页遇到什么问题？